

KW11K

DIAGNOSTIC
MD-11-DZKWK-A

EP-DZKWK-A-DL-A
COPYRIGHT © 1976
FICHE 1 OF 2

NOV 1976
digital
MADE IN USA

This microfiche card contains a grid of frames. The frames are arranged in approximately 15 rows and 3 columns. Each frame contains a small, dense grid of characters, likely representing a data table or a series of test results. The characters are small and difficult to read, but they appear to be organized in a structured format. The card is otherwise blank.

KW11-K

DIAGNOSTIC
MD-11-DZKWK-A

EP-DZKWK-A-DL-A
COPYRIGHT © 1976
FICHE 2 OF 2

NOV 1976
digital
MADE IN USA



1109997
1109998
1109999
1110000
1110001
1110002
1110003
1110004
1110005
1110006
1110007
1110008
1110009
1110010
1110011
1110012
1110013
1110014
1110015
1110016
1110017
1110018
1110019
1110020

9.0	PROGRAM DESCRIPTION
9.1	LOGIC TESTS
9.2	SPECIAL EXTERNAL I/O SIGNAL TESTS
9.2.1	LS210 "STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS
9.2.2	LS214 "STP1 OUT" TO "SCHMITT TRIG 2" H TESTS
9.2.3	LS220 "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS
9.2.4	LS224 "A EVENT OUT" TEST
9.2.5	LS230 "B EVENT OUT" TEST
10.0	LISTING TABLE OF CONTENTS
11.0	LISTING

111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166

1.0 ABSTRACT

THIS PROGRAM ALLOWS THE USER TO CHECK OUT OR DEBUG THE KWIK,
DUAL REAL TIME CLOCK. THE LOGIC TEST IS SELF CONTAINED AND NEEDS
NO EXTERNAL MAINTENANCE HARDWARE OR OPERATOR INTERVENTION.

FIVE SPECIAL TESTS ARE INCLUDED WITHIN THIS PROGRAM TO ALLOW THE
USER TO CHECK OUT AND DEBUG THE EXTERNAL I/O SIGNALS. TO RUN
THESE TESTS A JUMPER WIRES IS NEEDED IN ORDER TO LOOP OUTPUT TO
AN INPUT.

2.0 REQUIREMENTS

2.1 EQUIPMENT

1. PDP11 FAMILY COMPUTER WITH 8K OF MEMORY OR MORE AND I/O FACILITIES (A SWITCH REGISTER OR TTY).
2. KWIK UNDER TEST.
3. FOR EXTERNAL I/O SIGNAL TESTS A LOOPBACK WIRE (JUMPER) IS NEEDED. JUMPERS ARE 30 AWG JUMPER TYPE 915.

2.2 STORAGE

THIS PROGRAM OCCUPIES AND USES ONLY THE LOWER 8K OF MEMORY.

3.0 LOADING PROCEDURE

3.1 METHOD

STANDARDS PROCEDURE FOR NORMAL BINARY TAPES SHOULD BE FOLLOWED.

1. ABSOLUTE LOADER MUST BE IN MEMORY.
2. PLACE BINARY TAPE IN READER.
3. LOAD ADDRESS *7500 (* DETERMINED BY LOCATION OF LOADER).
4. PRESS "START" (PROGRAM WILL BE LOADED INTO MEMORY).

167
168

THE PROGRAM CAN ALSO BE LOADED BY XXDP, ACT, OR APT.

169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209

3.2 NON-STANDARD ADDRESS, VECTOR, OR PRIORITY; OR USE OF SOFTWARE SWITCH REGISTER

THIS PROGRAM IS SET TO TEST A KWIJK WITH A STANDARD ADDRESS, VECTOR, AND PRIORITY. IF ANY OF THESE ARE DIFFERENT ON THE KWIJK YOU ARE TESTING, CHANGE THE CORRESPONDING LOCATION IN MEMORY BEFORE STARTING THIS TEST.

LOCATION	TAG	CURRENT CONTENTS	COMMENTS
1254	\$BASE:	170404	:: BASE ADDRESS OF EQUIPMENT :: UNDER TEST
1250	\$VECT1:	000344	:: INTERRUPT VECTOR #1
1252	\$PRIOR:	000006	:: BUS PRIORITY - 1, #2
	\$WREG:	000000	:: MANUAL SWR.
	\$TPFLG:	.BYTE 0	:: "TERMINAL AVAILABLE" :: FLAG (BIT<0:7>=0=YES)

NOTE

IF NO HARDWARE SWITCH REGISTER EXISTS, YOU MAY SET ANY BIT IN "SWREG" AS YOU WOULD HAVE SET IT IN THE SWR.

4.0 STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

STARTING AT MEMORY LOCATIONS 200, 204, 210, 214, 220, 224, OR 230 SET ALL SWITCHES AS DESIRED. SEE SECTION 5.1.

210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265

4.2 STARTING ADDRESSES

- 200 START ADDRESS FOR LOGIC TEST.
- 204 RESTART ADDRESS FOR LOGIC TEST.
- 210 START ADDRESS FOR "STP2 OUT", "SCHMITT TRIG 1" TESTS.
- 214 START ADDRESS FOR "STP1 OUT", "SCHMITT TRIG 2" TESTS.
- 220 START ADDRESS FOR "SCHMITT TRIG 3 IN", "ST3 OUT" TESTS.
- 224 STARTING ADDRESS FOR "A EVENT OUT" TEST.
- 230 STARTING ADDRESS FOR "B EVENT OUT" TEST.

4.3 PROGRAM AND/OR OPERATOR ACTION

1. LOAD PROGRAM INTO CORE.
2. SET SWITCH REGISTER TO STARTING ADDRESS.
3. LOAD ADDRESS.
4. SET SWITCHES TO DEISRED SETTINGS - SEE SECTION 5.1.
5. IF STARTING A SPECIAL I/O SIGNAL TEST:
MAKE WIRE LOOP CONNECTION.
6. PRESS START.

5.0 OPERATING PROCEDURE

5.1 SWITCH REGISTER FUNCTION

SWITCH USE

- 15 HALT ON ERROR
- 14 LOOP ON TEST
- 13 INHIBIT ERROR TYPEOUT (ALL TESTS)
- 13 INHIBIT "*" TYPEOUT (SPECIAL I/O SIGNAL TESTS)
- 11 INHIBIT ITERATIONS (SHORT PASS)
- 10 BELL ON ERROR

MAINDEC-11-DZKWK-A
DZKWK.CMB

MACY11 27(732) 26-OCT-76 10:49 PAGE 8

I01

266
267

9 LOOP ON ERROR
8 LOOP ON TEST IN SWR <7:0>

268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314

5.2 SCOPE LOOPS

IF AN ERROR OCCURS AND THE USER WISHES TO SCOPE THE ERROR, HE (OR SHE) SHOULD SET SW15=1 TO HALT ON ERROR, THEN WHEN THE PROGRAM HALTS ON ERROR, SW15=0, SET SW14=1. TO LOOP ON CURRENT TEST, SET SW13=1 TO INHIBIT ERROR PRINTOUT, AND PRESS CONTINUE ON THE CPU'S CONSOLE.

NOTE

FOR EACH TEST IN THE LISTING, YOU WILL FIND A TEST DESCRIPTION. IN EACH DESCRIPTION A PROBABLE SYNC POINT IS LISTED. THESE POINTS ARE LISTED AS A GUIDE IN ORDER FOR YOU TO SYNC YOUR SCOPE TO THE SIGNALS BEING GENERATED.

5.3 PROGRAM AND/OR OPERATOR ACTION

5.3.1 LOGIC TEST

THE FIRST PASS THROUGH THE PROGRAM WILL BE MADE WITH ITERATIONS INHIBITED. SUCCESSIVE PASSES WILL ENABLE ITERATIONS IF SW11=0. "END PASS" IS PRINTED OUT AT THE END OF A PASS.

IF NOT INHIBITED BY APT, THE PROGRAM WILL LOOK FOR MORE KW11KS TO EXERCISE, ONE PASS WILL EXERCISE ALL KW11KS.

5.3.2 SPECIAL I/O SIGNAL TESTS

THERE ARE NO "SHORT PASSES". EACH PASS WILL ITERATE 65,324 TIMES. A "*" IS TYPED AT THE END OF A PASS UNLESS SW13=1.

6.0 ERRORS *****

315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370

6.1 ERROR PRINTOUT

PRINTOUT VARIES WITH THE ERROR DETECTED. THE ERROR PC TYPED OUT IS THE ACTUAL LOCATION OF THE ERROR CALL.

A HALT AT LOCATION "\$STYP"+10 WHEN RUNNING WITH NO TERMINAL INDICATES AN ERROR HAS OCCURRED. TO FIND OUT THE NUMBER OF THE ERROR, EXAMINE LOCATION "\$STSTM". THIS IS THE ITEM NUMBER OF THE ERROR. TO FIND OUT WHAT THE ERROR TYPED OUT WOULD HAVE BEEN GOTO TO THE ERROR POINTER TABLE BEGINNING AT LOCATION "\$ERRTB".

6.1.1 EXAMPLE

IF WE EXAMINED LOCATION "\$STSTM" AND FOUND A 5 (101) WE GO TO LOCATION "\$ERRTB" AND LOOK THROUGH THE ERROR POINTER TABLE UNTIL WE FOUND ITEM 5. THE INFORMATION WOULD LOOK LIKE:

;ITEM 5

EMS	;CLOCK B SR DATA ERROR
DHS	;ERRPC BSR WAS S/B
DTS	;SERRPC,BSR,\$BDDAT,\$GDDAT
DFO	;ALL NUMBERS ARE IN OCTAL FORM

TO FIND OUT THE INFORMATION SPECIFIED BY DTS (SERRPC,BSR,\$GDADR,\$BDADR) FOLLOW THESE STEPS:

1. LOOK UP THE ADDRESS OF THE LABEL (I.E., \$SERRPC) IN THE SYMBOL TABLE WHICH FOLLOWS THE LISTING.
2. PUT THIS ADDRESS IN THE WITCH REGISTER AND DEPRESS THE LOAD ADDRESS SWITCH ON THE PROCESSOR'S CONSOLE.
3. NOW DEPRESS THE EXAMINE SWITCH.
4. THE DATA DISPLAYED IN THE DATA LIGHTS IS THE INFORMATION THAT WOULD HAVE BEEN PRINTED FOR HIS LABEL IF YOU HAD A INPUT/OUTPUT TERMINAL.

6.2 NON-STANDARD ERROR HALTS

ANY HALT IN THE TRAP CATCHER AREA LOCATIONS 000000-001000.

INDICATES:

1. THE KWIIK INTERRUPTED TO A WRONG VECTOR ADDRESS.

OR

371

2. TIME-OUT OR ILLEGAL INSTRUCTION HARDWARE TRAP.

372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419

7.0 RESTRICTIONS

7.1

JUMPER W2 MUST BE INSTALLED IF NOT JUMPERED ON MODULE.

7.2

LOGIC TEST MUST BE RUN BEFORE ANY SPECIAL I/O SIGNAL TEST.

8.0 MISCELLANEOUS

8.1

AFTER A POWER FAILURE OCCURS, PROGRAM EXECUTION WILL CONTINUE AT THE POINT WHERE THE POWER FAILURE OCCURED AFTER THE PROGRAM TYPES "POWER".

8.2

THIS PROGRAM IS CHAINABLE UNDER XXDP, ACT, OR APT.

8.3 EXECUTION TIME

8.3.1 LOGIC TEST

.3 MINUTES (20 SEC.) ITERATIONS INHIBITED - NO ERRORS.

4.0 MINUTES (240 SEC.) WITH ITERATIONS - NO ERRORS.

420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475

8.3.2 SPECIAL I/O SIGNAL TESTS

1.0 MINUTES NO ERRORS, SW13=0.

EXECUTION TIMES ARE APPROXIMATE, AS THE VARIOUS PDP-11 CPU'S HAVE
VARIED INSTRUCTION EXECUTION TIMES.
TIMES QUOTED WERE TAKEN FROM A RUN ON A PDP-11/05.

9.0 PROGRAM DESCRIPTION

9.1 LOGIC TESTS

A COMPLETE DESCRIPTION OF EACH TEST IS INCLUDED WITHING THE
LISTING BEFORE EACH TEST. BELOW IS A LIST OF TESTS PREFORMED ON
THE KW11K.

- *
 - * PHASE 1 CLOCKS A+B BASIC LOGIC TESTS.
 - *
 - *TEST THE ADDRESSABILITY OF CLOCK A
 - *TEST THE ADDRESSABILITY OF CLOCK A'S BUFFER REG.
 - *TEST THE ADDRESSABILITY OF CLOCK A'S COUNT REG.
 - *TEST THE ADDRESSABILITY OF CLOCK B'S CSR
 - *TEST THE ADDRESSABILITY OF CLOCK B'S BUFFER REG.
 - *TEST THE ADDRESSABILITY OF CLOCK B'S COUNT REG.
 - *TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO
 - *TEST THAT CLOCK A BUFFER CAN BE WRITTEN TO A ZERO
 - *TEST THAT CLOCK A'S STATUS CAN BE WRITTEN AND READ
 - *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WROTE/READ
 - *TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WROTE/READ
 - *TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
 - *TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED

476
477
478

*TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED
*TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED
*TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED

479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534

```

*TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED
*TEST THAT CLOCK A BUFFER REGISTER BIT 13 CAN BE SET AND CLEARED
*TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED
*TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
*TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
*TEST THAT CLOCK B BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED

```

```

*
* PHASE 2 ADVANCED BASIC LOGIC TESTS
*

```

```

*TEST THE LOW BYTE OPERATION OF CLOCK A'S STATUS REGISTER
*TEST THE HIGH BYTE OPERATION OF A'S STATUS REGISTER
*TEST THE LOW BYTE OPERATION OF B'S STATUS REGISTER
*TEST THE HIGH BYTE OPERATION OF B'S STATUS REGISTER
*TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR
*TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN
*TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN
*TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR
*TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN
*TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN
*TEST THAT INIT CLEARS STATUS REGISTER A
*TEST THAT INIT CLEARS BUFFER REGISTER A
*TEST THAT INIT CLEARS STATUS REGISTER B
*TEST THAT INIT CLEARS BUFFER REGISTER B
*TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET
*TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BI 3 AND MAIN. STP
*TEST THAT CLOCK A WILL INCREMENT - MODE U - RATE STP1 FIRST COUNT TEST
*TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STP1'

```

```

*
* PHASE 3 CLOCK A COUNT FUNCTION TESTS
*

```

```

*TEST THAT CLOCK A OVERFLOW WILL OCCUR
*TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F
*TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1
*TEST THE ABILITY OF CLOCK A TO COUNT AT 100KHZ RATE PART 1
*TEST THE ABILITY OF CLOCK A TO COUNT AT 10KHZ RATE PART 1
*TEST THE ABILITY OF CLOCK A TO COUNT AT 1KHZ RATE PART 1
*TEST THE ABILITY OF CLOCK A TO COUNT A 100HZ RATE PART 1
*TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1

```

535
536

*TEST THAT CLOCK A DOESN'T COUNT WHEN NO RATE IS SELECTED
*TEST THAT CLOCK A'S COUNT REG ISN'T LOADED WHEN CLOCK A IS ENABLED

537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592

*TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
*TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE 2
*TEST THAT CLOCK A MODE 2 + MAINTENANCE S12 SET MODE FLG
*TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
*TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
*TEST THAT A'S COUNT REG. IS CLEARED BY INIT
*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENERA
*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENERA
*TEST THAT MODE 3+ "STP2" CLEARS A'S COUNT REGISTER
*TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER
*TEST THAT CLOCK A'S 1MHZ CLR CAN BE DISABLED

*
* PHASE 4 CLOCK B COUNT FUNCTION TESTS
*

*TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT
*TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW
*TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
*TEST THE INIT. ABILITY OF CLOCK B'S COUNT REG.
*TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1
*TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
*TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B

*
* PHASE 5 CLOCKS A+B INTERRUPT TESTS
*

*TEST THAT CLOCK A WILL INTR. AND TO RIGHT VECTOR
*TEST THAT CLOCK A WILL INTR WHEN CPU PSW = CLK INTR LEV -1
*TEST THAT CLOCK A WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL
*TEST THAT S WILL CAUSE CLOCK A TO INTR.
*TEST THAT CLOCK A OVERFLOW WILL CAUSE AN INTERRUPT
*TEST THAT A CLOCK A COUNTER BUFFER CAUSES AN INTERRUPT
*TEST THAT CLOCK B WILL INTR. AND TO RIGHT VECTOR
*TEST THAT CLOCK B WILL INTR WHEN CPU PSW CLK INTR LEV -1
*TEST THAT CLOCK B WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL
*TEST THAT A CLOCK B OVERFLOW CAUSES ON INTERRUPT

*
* PHASE 6 CLOCK A+B ADVANCE TESTING
*

*TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
*TEST CLOCK A'S 100KHZ DIVIDER
*TEST CLOCK A'S 10KHZ DIVIDER
*TEST CLOCK A'S 1KHZ DIVIDER
*TEST CLOCK A'S 100HZ DIVIDER
*TEST CLOCK A'S REPEATIBILITY AT 1MHZ RATE
*TEST CLOCK A'S REPEATIBILITY AT 100KHZ RATE
*TEST CLOCK A'S REPEATIBILITY AT 10KHZ RATE
*TEST CLOCK A'S REPEATIBILITY AT 1KHZ RATE
*TEST CLOCK A'S REPEATIBILITY AT 100HZ RATE
*TEST CLOCK B'S 100KHZ DIVIDER

F02

MAINDEC-11-DZKWK-A
DZKWK.CMB

MACY11 27(732) 26-OCT-76 10:49 PAGE 18

593

*TEST CLOCK B'S 10KHZ DIVIDER

594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649

*TEST CLOCK B'S 1KHZ DIVIDER
*TEST CLOCK B'S 100HZ DIVIDER
*TEST THAT "INIT" CLEARS CLOCK B'S 100HKZ DIVIDE BY .J CHIPS
*TEST CLOCK B'S REPEATIBILITY AT 1MHZ RATE
*TEST CLOCK B'S REPEATIBILITY AT 100HKZ RATE
*TEST CLOCK B'S REPEATIBILITY AT 10KHZ RATE
*TEST CLOCK B'S REPEATIBILITY AT 1KHZ RATE
*TEST CLOCK B'S REPEATIBILITY AT 100HZ RATE

9.2 SPECIAL EXTERNAL I/O SIGNAL TESTS

9.2.1 LS210 "STP2 OUT" TO "SCHMITT RIG 1 IN" TESTS

THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND PROVIDING SCOPE LOOP CAPABILITIES FOR "STP2 OUT" L AND "SCHMITT TRIG 1" IN.

WHEN YOU LOAD AND START AT LOCATION 210, PROGRAM CONTROL IS TRANSFERRED HERE. "STP2 OUT" L PULSES ARE GENERATED BY "LO STAT A HI" H + "BD10" H (MAIN. STP2).

PIN V ("STP2 OUT") IS WIRED TO PIN LL (SCHMITT TRIG1) FOR THIS TEST. "STP2 OUT" PULSES ARE RECEIVED AS "SCHMITT TRIG 1" PULSES WHICH SET CLOCK A'S STATUS REGISTER BIT 15. IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQUE, AND ERROR SWITCH REGISTER OPTIONS ARE USED. AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

YOU MUST WIRE PINS V AND LL OF J1 TOGETHER.

LOGIC TEST (L + S 200) SHOULD BE RUN FIRST.

9.2.2 LS214 "STP1 OUT" TO "SCHMITT RIG 2" H TESTS

THIS IS A SPECIAL TEST SECTION DEVOTED FOR TESTING AND PROVIDING SCOPE LOOP CAPABILITIES FOR "STP2 OUT" AND "SCHMITT TRIG2" IN.

WHEN YOU LOAD AND START AT LOCATION 214, PROGRAM CONTROL IS TRANSFERRED HERE. "STP1 OUT" L PULSES ARE GENERATED BY "LD STAT A HI" + "BD12" H (MIN S). PIN DD ("STP1 OUT") IS WIRED TO PIN BB ("SCHMITT TRIG 2") FOR THIS TEST. "STP1 OUT" PULSES ARE RECEIVED AS "SCHMITT RIG 2" PULSES WHICH WILL CLEAR CLOCK A'S COUNT REGISTER IF MODE 3 IS SELECTED. IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQUE, AND ERROR SWITCH REGISTER OPTIONS ARE USED. AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

YOU MUST WIRE PINS DD AND BB OF J1 TOGETHER.

H02

MAINDEC-11-DZKWK-A
DZKWK.CMB

MACY11 27(732) 26-OCT-76 10:49 PAGE 20

650
651

LOGIC TESTS (L + S AT 200) SHOULD BE RUN FIRST.

9.2.3 LS220 "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS

THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND PROVIDING SCOPE LOOPS CAPABILITIES FOR "SCHMITT TRIG 3" AND "ST3 OUT".

WHEN YOU LOAD AND START AT LOCATION 220, PROGRAM CONTROL IS TRANSFERRED HERE. "STP2" PULSES ARE GENERATED BY "LD STAT A H," + "BD10" H (MAIN STP2). PIN V ("STP2 OUT") IS WIRED TO PIN T ("SCHMITT RIG 3"). "SCHMITT TRIG 3" PULSES GIVE US "ST3 OUT" PULSES. PIN L ("ST3 OUT") IS WIRED TO PIN LL ("SCHMITT RIG1"), AND "SCHMITT RIG 1" WILL SET CLOCK A'S STATUS REGISTER BIT 15.

IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQUE. AND ERROR SWITCH REGISTER OPTIONS ARE USED. AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

YOU MUST WIRE PINS V TO T OF J1 TOGETHER, AS WELL AS PINS L TO LL OF J1 TOGETHER.

TESTS LS210 AND LS214 SHOULD BE RUN FIRST.

9.2.4 LS224 "A EVENT OUT" TEST

THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND PROVIDING SCOPE LOOP CAPABILITIES FOR "A EVENT OUT".

WHEN YOU LOAD AND START AT LOCATION 224, PROGRAM CONTROL IS TRANSFERRED HERE. "A EVENT OUT" PULSES ARE GENERATED BY CLOCK A OVERFLOWS. PIN VV ("A EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15. IF AN ERROR IS DETECTED, NORMAL ERROREPORTING TECHNIQUE. AND ERROR SWITCH REGISTER OPTIONS ARE USED. AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

YOU MUST WIRE PINS VV AND LL OF J1 TOGETHER.

TEST LS210 SHOULD BE RUN FIRST.

652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694

695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750

9.2.5 LS230 "B EVENT OUT" TEST

THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND PROVIDING SCOPE LOOP CAPABILITIES FOR "B EVENT OUT".

WHEN YOU LOAD AND START AT LOCATION 230, PROGRAM CONTROL IS TRANSFERRED HERE. "B EVENT OUT" PULSES ARE GENERATED BY CLOCK B OVERFLOWS. PIN TT ("B EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15. AND ERROR SWITCH REGISTER OPTIONS ARE USED. AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.

YOU MUST WIRE PINS TT AND LL OF J1 TOGETHER.

TEST LS210 SHOULD BE RUN FIRST.

%

.TITLE MAINDEC-11-DZKWK-A
*COPYRIGHT (C) 1976
*DIGITAL EQUIPMENT CORP.
*MAYNARD, MASS. 01754
*
*PROGRAM BY EDWARD C. BADGER
*
*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
*PACKAGE (MAINDEC-11-DZQAC-B2), NOV 21, 1975.
*

000001

\$TN=1

.SBTTL OPERATIONAL SWITCH SETTINGS

SWITCH	USE
15	HALT ON ERROR
14	LOOP ON TEST
13	INHIBIT ERROR TYPEOUTS
11	INHIBIT ITERATIONS
10	BELL ON ERROR
9	LOOP ON ERROR
8	LOOP ON TEST IN SWR<7:0>

.SBTTL TRAP CATCHER

000000

.=0
*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"
*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
.=174

000174


```

751 000174 000000      DISPREG: .WORD 0      ;; SOFTWARE DISPLAY REGISTER
752 000176 000000      SWREG:   .WORD 0      ;; SOFTWARE SWITCH REGISTER
753      000200      =200
754 000200 000137 001634      JMP      @#START      ; GO TO STARTING ADDRESS OF PROGRAM
755
756 000204 000137 002320      JMP      @#RSTART     ; GO TO RESTART ADDRESS.
757 000210 000137 023446      JMP      @#LS210      ; GO TO SPECIAL TEST #1.
758 000214 000137 023560      JMP      @#LS214      ; GO TO SPECIAL TEST #2.
759 000220 000137 023704      JMP      @#LS220      ; GO TO SPECIAL TEST #3.
760 000224 000137 024014      JMP      @#LS224      ; GO TO SPECIAL TEST #4.
761 000230 000137 024142      JMP      @#LS230      ; GO TO SPECIAL TEST #5.
762
763
764
765

```

.SBTTL BASIC DEFINITIONS

```

766      ; *INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
767      001100      STACK= 1100
768      .EQUIV EMT,ERROR      ;; BASIC DEFINITION OF ERROR CALL
769      .EQUIV IOT,SCOPE      ;; BASIC DEFINITION OF SCOPE CALL
770
771      ; *MISCELLANEOUS DEFINITIONS
772      000011      HT= 11      ;; CODE FOR HORIZONTAL TAB
773      000012      LF= 12      ;; CODE FOR LINE FEED
774      000015      CR= 15      ;; CODE FOR CARRIAGE RETURN
775      000200      CRLF= 200    ;; CODE FOR CARRIAGE RETURN-LINE FEED
776      177776      PS= 177776  ;; PROCESSOR STATUS WORD
777      .EQUIV PS,PSW
778      177774      STKLMT= 177774 ;; STACK LIMIT REGISTER
779      177772      PIRQ= 177772  ;; PROGRAM INTERRUPT REQUEST REGISTER
780      177570      DSWR= 177570  ;; HARDWARE SWITCH REGISTER
781      177570      DDISP= 177570 ;; HARDWARE DISPLAY REGISTER
782
783      ; *GENERAL PURPOSE REGISTER DEFINITIONS
784      000000      R0= %0      ;; GENERAL REGISTER
785      000001      R1= %1      ;; GENERAL REGISTER
786      000002      R2= %2      ;; GENERAL REGISTER
787      000003      R3= %3      ;; GENERAL REGISTER
788      000004      R4= %4      ;; GENERAL REGISTER
789      000005      R5= %5      ;; GENERAL REGISTER
790      000006      R6= %6      ;; GENERAL REGISTER
791      000007      R7= %7      ;; GENERAL REGISTER
792      .EQUIV R6,SP      ;; STACK POINTER
793      .EQUIV R7,PC      ;; PROGRAM COUNTER
794
795      ; *PRIORITY LEVEL DEFINITIONS
796      000000      PR0= 0      ;; PRIORITY LEVEL 0
797      000040      PR1= 40     ;; PRIORITY LEVEL 1
798      000100      PR2= 100    ;; PRIORITY LEVEL 2
799      000140      PR3= 140    ;; PRIORITY LEVEL 3
800      000200      PR4= 200    ;; PRIORITY LEVEL 4
801      000240      PR5= 240    ;; PRIORITY LEVEL 5
802      000300      PR6= 300    ;; PRIORITY LEVEL 6
803      000340      PR7= 340    ;; PRIORITY LEVEL 7
804
805      ; *"SWITCH REGISTER" SWITCH DEFINITIONS
806      100000      SW15= 100000

```

807	040000	SW14=	40000
808	020000	SW13=	20000
809	010000	SW12=	10000
810	004000	SW11=	4000
811	002000	SW10=	2000
812	001000	SW09=	1000
813	000400	SW08=	400
814	000200	SW07=	200
815	000100	SW06=	100
816	000040	SW05=	40
817	000020	SW04=	20
818	000010	SW03=	10
819	000004	SW02=	4
820	000002	SW01=	2
821	000001	SW00=	1
822		.EQUIV	SW09, SW9
823		.EQUIV	SW08, SW8
824		.EQUIV	SW07, SW7
825		.EQUIV	SW06, SW6
826		.EQUIV	SW05, SW5
827		.EQUIV	SW04, SW4
828		.EQUIV	SW03, SW3
829		.EQUIV	SW02, SW2
830		.EQUIV	SW01, SW1
831		.EQUIV	SW00, SW0

;*DATA BIT DEFINITIONS (BIT00 TO BIT15)

834	100000	BIT15=	100000
835	040000	BIT14=	40000
836	020000	BIT13=	20000
837	010000	BIT12=	10000
838	004000	BIT11=	4000
839	002000	BIT10=	2000
840	001000	BIT09=	1000
841	000400	BIT08=	400
842	000200	BIT07=	200
843	000100	BIT06=	100
844	000040	BIT05=	40
845	000020	BIT04=	20
846	000010	BIT03=	10
847	000004	BIT02=	4
848	000002	BIT01=	2
849	000001	BIT00=	1
850		.EQUIV	BIT09, BIT9
851		.EQUIV	BIT08, BIT8
852		.EQUIV	BIT07, BIT7
853		.EQUIV	BIT06, BIT6
854		.EQUIV	BIT05, BIT5
855		.EQUIV	BIT04, BIT4
856		.EQUIV	BIT03, BIT3
857		.EQUIV	BIT02, BIT2
858		.EQUIV	BIT01, BIT1
859		.EQUIV	BIT00, BIT0

;*BASIC "CPU" TRAP VECTOR ADDRESSES
ERRVEC= 4 ;;TIME OUT AND OTHER ERRORS

861
862 000004

863	000010	RESVEC= 10	:: RESERVED AND ILLEGAL INSTRUCTIONS
864	000014	TBITVEC=14	:: "T" BIT
865	000014	TRIVEC= 14	:: TRACE TRAP
866	000014	BPTVEC= 14	:: BREAKPOINT TRAP (BPT)
867	000020	IOTVEC= 20	:: INPUT/OUTPUT TRAP (IOT) **SCOPE**
868	000024	PLRVEC= 24	:: POWER FAIL
869	000030	EMTVEC= 30	:: EMULATOR TRAP (EMT) **ERROR**
870	000034	TRAPVEC=34	:: "TRAP" TRAP
871	000060	TKVEC= 60	:: TTY KEYBOARD VECTOR
872	000064	TPVEC= 64	:: TTY PRINTER VECTOR
873	000240	PIRQVEC=240	:: PROGRAM INTERRUPT REQUEST VECTOR

875	170404	ABASE= 170404
876	000344	AVECT1= 344
877	000006	APRIOR= 6

878
879
880
881
882
883
884
885
886
887

.SBTTL ACT11 HOOKS

```

;*****
;HOOKS REQUIRED BY ACT11
      $SVPC=.           ;SAVE PC
      . =46
      SENDAD           ;;1)SET LOC.46 TO ADDRESS OF SENDAD IN .SEOP
      . =52
      .WORD 0          ;;2)SET LOC.52 TO ZERO
      .=$SVPC         ;; RESTORE PC
      . =1000
  
```

892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911

.SBTTL APT PARAMETER BLOCK

```

;*****
;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
;*****
      .SX=.           ;SAVE CURRENT LOCATION
      . =24           ;SET POWER FAIL TO POINT TO START OF PROGRAM
      200             ;FOR APT START UP
      . =44           ;POINT TO APT INDIRECT ADDRESS PNTR.
      $APTHDR         ;POINT TO APT HEADER BLOCK
      . =.SX          ;RESET LOCATION COUNTER
;*****
;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
;INTERFACE SPEC.
  
```

915	001000	\$APTHD:	
916	001000	\$HIBTS: .WORD	0 ;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
917	001002	\$MADR: .WORD	\$MAIL ;ADDRESS OF APT MAILBOX (BITS 0-15)
918	001004	\$STMT: .WORD	2 ;RUN TIM OF LONGEST TEST

919 001006 000120
920 001010 000120
921 001012 000052
922

\$PASTM: .WORD 120 ;;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
\$UNITM: .WORD 120 ;;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
\$ETEND-\$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)

969
970
971
972
973
974
975 001200
976 001200 000000
977 001202 000000
978 001204 000000
979 001206 000000
980 001210 000000
981 001212 000000
982 001214 000000
983 001216 000000
984 001220
985 001220 000
986 001221 000
987 001222 000000
988 001224 000000
989 001226 000000
990
991
992
993
994
995
996 001230 000
997 001231 000
998
999
1000
1001
1002 001232 000000
1003
1004 001234 000
1005 001235 000
1006 001236 000000
1007 001240 000
1008 001241 000
1009 001242 000000
1010 001244 000
1011 001245 000
1012 001246 000000
1013 001250 344
1014 001251 000
1015 001252 006
1016 001253 000
1017
1018 001254 170404
1019 001256 000000
1020 001260 000000
1021 001262 000000
1022 001264 000000
1023 001266 0000 30
1024 001270 000000

::*****

.SBTTL APT MAILBOX-ETABLE

::*****

```

.EVEN
SMAIL:          ;; APT MAILBOX
MSGTY: .WORD   AMSGTY ;; MESSAGE TYPE CODE
SFATAL: .WORD  AFATAL  ;; FATAL ERROR NUMBER
STESTN: .WORD  ATESTN  ;; TEST NUMBER
SPASS: .WORD   APASS   ;; PASS COUNT
SDEVCT: .WORD  ADEVCT  ;; DEVICE COUNT
SUNIT: .WORD   AUNIT   ;; I/O UNIT NUMBER
MSGAD: .WORD   AMSGAD  ;; MESSAGE ADDRESS
MSGLG: .WORD   AMSGLG  ;; MESSAGE LENGTH
SETABLE:       ;; APT ENVIRONMENT TABLE
SENV: .BYTE   AENV     ;; ENVIRONMENT BYTE
SENVH: .BYTE  AENVH    ;; ENVIRONMENT MODE BITS
SSWREG: .WORD  ASWREG  ;; APT SWITCH REGISTER
SUSWR: .WORD  AUSWR   ;; USER SWITCHES
SCPUOP: .WORD  ACPUOP  ;; CPU TYPE, OPTIONS
                ;; BITS 15-11=CPU TYPE
                ;; 11/04=01, 11/05=02, 11/20=03, 11/40=04, 11/45=05
                ;; 11/70=06, P00=07, Q=10
                ;; BIT 10=REAL TIME CLOCK
                ;; BIT 9=FLOATING POINT PROCESSOR
                ;; BIT 8=MEMORY MANAGEMENT
SMANS1: .BYTE  AMANS1  ;; HIGH ADDRESS, M.S. BYTE
SMTYP1: .BYTE  AMTYP1  ;; MEM. TYPE, BLK#1
                ;; MEM. TYPE BYTE -- (HIGH BYTE)
                ;; 900 NSEC CORE=001
                ;; 300 NSEC BIPOLAR=002
                ;; 500 NSEC MOS=003
SMADR1: .WORD  AMADR1  ;; HIGH ADDRESS, BLK#1
                ;; MEM. LAST ADDR.=3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
SMANS2: .BYTE  AMANS2  ;; HIGH ADDRESS, M.S. BYTE
SMTYP2: .BYTE  AMTYP2  ;; MEM. TYPE, BLK#2
SMADR2: .WORD  AMADR2  ;; MEM. LAST ADDRESS, BLK#2
SMANS3: .BYTE  AMANS3  ;; HIGH ADDRESS, M.S. BYTE
SMTYP3: .BYTE  AMTYP3  ;; MEM. TYPE, BLK#3
SMADR3: .WORD  AMADR3  ;; MEM. LAST ADDRESS, BLK#3
SMANS4: .BYTE  AMANS4  ;; HIGH ADDRESS, M.S. BYTE
SMTYP4: .BYTE  AMTYP4  ;; MEM. TYPE, BLK#4
SMADR4: .WORD  AMADR4  ;; MEM. LAST ADDRESS, BLK#4
SVECT1: .BYTE  AVECT1  ;; INTERRUPT VECTOR#1
SVECT2: .BYTE  AVECT2  ;; INTERRUPT VECTOR#2
SPRIOR: .BYTE  APRIOR  ;; BUS PRIORITY #1, #2
                ;; SPARE, NOT USED
                ;; .BYTE 0
SBASE: .WORD   ABASE   ;; BASE ADDRESS OF EQUIPMENT UNDER TEST
SDEVH: .WORD   ADEVH   ;; DEVICE MAP
SCDW1: .WORD   ACDW1   ;; CONTROLLER DESCRIPTION WORD#1
SCDW2: .WORD   ACDW2   ;; CONTROLLER DESCRIPTION WORD#2
SDDW0: .WORD   ADDW0   ;; DEVICE DESCRIPTOR WORD#0
SDDW1: .WORD   ADDW1   ;; DEVICE DESCRIPTOR WORD#1
SDDW2: .WORD   ADDW2   ;; DEVICE DESCRIPTOR WORD#2

```

1025	001272	000000	\$DDW3:	.WORD	ADDW3	::	DEVICE	DESCRIPTOR	WORD#3
1026	001274	000000	\$DDW4:	.WORD	ADDW4	::	DEVICE	DESCRIPTOR	WORD#4
1027	001276	000000	\$DDW5:	.WORD	ADDW5	::	DEVICE	DESCRIPTOR	WORD#5
1028	001300	000000	\$DDW6:	.WORD	ADDW6	::	DEVICE	DESCRIPTOR	WORD#6
1029	001302	000000	\$DDW7:	.WORD	ADDW7	::	DEVICE	DESCRIPTOR	WORD#7
1030	001304	000000	\$DDW8:	.WORD	ADDW8	::	DEVICE	DESCRIPTOR	WORD#8
1031	001306	000000	\$DDW9:	.WORD	ADDW9	::	DEVICE	DESCRIPTOR	WORD#9
1032	001310	000000	\$DDW10:	.WORD	ADDW10	::	DEVICE	DESCRIPTOR	WORD#10
1033	001312	000000	\$DDW11:	.WORD	ADDW11	::	DEVICE	DESCRIPTOR	WORD#11
1034	001314	000000	\$DDW12:	.WORD	ADDW12	::	DEVICE	DESCRIPTOR	WORD#12
1035	001316	000000	\$DDW13:	.WORD	ADDW13	::	DEVICE	DESCRIPTOR	WORD#13
1036	001320	000000	\$DDW14:	.WORD	ADDW14	::	DEVICE	DESCRIPTOR	WORD#14
1037	001322	000000	\$DDW15:	.WORD	ADDW15	::	DEVICE	DESCRIPTOR	WORD#15

1038
1039
1040 001324 \$ETEND:

1041									
1042									
1043	001324	170404	ASR:	170404			/	CLOCK A	STATUS REGISTER.
1044	001326	170406	ABR:	170406			/	CLOCK A	BUFFER REGISTER.
1045	001330	170430	ACR:	170430			/	CLOCK A	COUNT REGISTER.
1046									
1047	001332	170432	BSR:	170432			/	CLOCK B	STATUS REGISTER.
1048	001334	170434	BBR:	170434			/	CLOCK B	BUFFER REGISTER.
1049	001336	170436	BCR:	170436			/	CLOCK B	COUNT REGISTER.
1050									
1051	001340	000344	AVECT:	344			/	CLOCK A	INTR. VECTOR ADDR.
1052	001342	000346	AVECP2:	346			/	CLOCK A	INTR. STATUS WORD.
1053									
1054	001344	000364	BVECT:	364			/	CLOCK B	INTR. VECTOR ADDR.
1055	001346	000366	BVECT2:	366			/	CLOCK B	INTR. STATUS WORD.
1056									
1057	001350	000006	APRITY:	6			/	PRIORITY	LEVEL OF CLOCK A.
1058	001352	000006	BPRITY:	6			/	PRIORITY	LEVEL OF CLOCK B.

1059
1060
1061
1062 .SBTTL ERROR POINTER TABLE
1063
1064 ; *THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
1065 ; *THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
1066 ; *LOCATION \$ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
1067 ; *NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
1068 ; *NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

1069			;*	EM	::	POINTS	TO	THE	ERROR	MESSAGE
1070			;*	DH	::	POINTS	TO	THE	DATA	HEADER
1071			;*	DT	::	POINTS	TO	THE	DATA	
1072			;*	DF	::	POINTS	TO	THE	DATA	FORMAT

1073
1074
1075
1076 001354 \$ERRTB:
1077
1078 ; ITEM 1
1079
1080 001354 027356 EM1 ; CLOCK A SR FUNCTION ERROR

1081	001356	030243	DH1	:ERRPC ASR WAS S/B
1082	001360	031056	DT1	:SERRPC,ASR,\$BDDAT,\$GDDAT
1083	001362	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1084				
1085				
1086			:ITEM 2	
1087				
1088	001364	027411	EM2	:CLOCKA SR DATA ERROR
1089	001366	030243	DH1	:ERRPC ASR WAS S/B
1090	001370	031056	DT1	:SERRPC,ASR,\$BDDAT,\$GDDAT
1091	001372	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1092				
1093				
1094			:ITEM 3	
1095				
1096	001374	027440	EM3	:CLOCKA BR DATA ERROR
1097	001376	030301	DH3	:ERRPC ABR WAS S/B
1098	001400	031070	DT3	:SERRPC,ABR,\$BDDAT,\$GDDAT
1099	001402	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1100				
1101				
1102			:ITEM 4	
1103				
1104	001404	027467	EM4	:CLOCKA CR DATA ERROR
1105	001406	030337	DH4	:ERRPC ACR WAS S/B
1106	001410	031102	DT4	:SERRPC,ACR,\$BDDAT,\$GDDAT
1107	001412	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1108				
1109				
1110			:ITEM 5	
1111				
1112	001414	027516	EM5	:CLOCK B SR DATA ERROR
1113	001416	030375	DH5	:ERRPC BSR WAS S/B
1114	001420	031114	DT5	:SERRPC,BSR,\$BDDAT,\$GDDAT
1115	001422	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1116				
1117				
1118			:ITEM 6	
1119				
1120	001424	027545	EM6	:CLOCK B BR DATA ERROR
1121	001426	030433	DH6	:ERRPC BBR WAS S/B
1122	001430	031126	DT6	:SERRPC,BBR,\$BDDAT,\$GDDAT
1123	001432	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1124				
1125				
1126			:ITEM 7	
1127				
1128	001434	027574	EM7	:CLOCK B CR DATA ERROR
1129	001436	030471	DH7	:ERRPC BCR WAS S/B
1130	001440	031140	DT7	:SERRPC,BCR,\$BDDAT,\$GDDAT
1131	001442	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1132				
1133				
1134			:ITEM 10	
1135				
1136	001444	027623	EM10	:DUAL ADDRESS ERROR

Line	PC	ADDR	DATA	DESCRIPTION	DETAILS
1137	001446	030527		DH10	;ERROR GOOD BAD GOOD DATA READ FROM ;PC ADDR ADDR DATA DUAL ADDRESS ;SERRPC, \$GDADR, \$BDADR, \$GDDAT, \$BDDAT ;ALL NUMBERS ARE IN OCTAL FORM
1138					
1139	001450	031152		DT10	
1140	001452	031260		DF0	
1141					
1142					
1143					
1144					
1145	001454	027650		EM11	;CLOCK A COUNT ERROR ;ERRPC ACR WAS S/B ;SERRPC, ACR, \$BDDAT, \$GDDAT ;ALL NUMBERS ARE IN OCTAL FORM
1146	001456	030337		DH4	
1147	001460	031102		DT4	
1148	001462	031260		DF0	
1149					
1150					
1151					
1152					
1153	001464	027677		EM12	;CLOCK A COUNT FUNCTION ERROR ;ERRPC ASR ;ERRPC, ASR ;ALL NUMBERS ARE IN OCTAL FORM
1154	001466	030666		DH12	
1155	001470	031166		DT12	
1156	001472	031260		DF0	
1157					
1158					
1159					
1160					
1161	001474	031260		DF0	;ERROR 13 DOES NOT EXIST. ;IT WOULD BE BAD LUCK.
1162	001476	031260		DF0	
1163	001500	031260		DF0	
1164	001502	031260		DF0	
1165					
1166					
1167					
1168	001504	027737		EM14	;CLOCK B COUNT FUNCTION ERROR ;ERRPC BSR ;SERRPC, BSR ;ALL NUMBERS ARE IN OCTAL FORM
1169	001506	030705		DH14	
1170	001510	031174		DT14	
1171	001512	031260		DF0	
1172					
1173					
1174					
1175					
1176	001514	027777		EM15	;CLOCK B COUNT ERROR ;ERRPC CSR WAS S/B ;SERRPC, BCR, \$BDDAT, \$GDDAT ;ALL NUMBERS ARE IN OCTAL FORM
1177	001516	030471		DH7	
1178	001520	031140		DT7	
1179	001522	031260		DF0	
1180					
1181					
1182					
1183					
1184	001524	030026		EM16	;CLOCK A INTERRUPT ERROR ;ERRPC ASR ;SERRPC, ASR ;ALL NUMBERS ARE IN OCTAL FORM
1185	001526	030666		DH12	
1186	001530	031166		DT12	
1187	001532	031260		DF0	
1188					
1189					
1190					
1191					
1192	001534	030061		EM17	;CLOCK B INTERRUPT ERROR

1193	001536	030705	DH14	:ERRPC BSR
1194	001540	031174	DT14	:SERRPC, BSR
1195	001542	031260	DF0	
1196				
1197				
1198			; ITEM 20	
1199	001544	030114	EM20	:CLOCK A REPEATABILITY ERROR
1200	001546	030723	DH20	:ERROR ASR 2ND CNT 1ST CNT
1201	001550	031056	DT1	:SERRPC, ASR, \$BDDAT, \$GDDAT
1202	001552	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1203				
1204				
1205			; ITEM 21	
1206				
1207	001554	027650	EM11	:CLOCK A COUNT ERROR
1208	001556	030337	DH4	:ERROR ASR 2ND CNT 1ST CNT
1209	001560	031202	DT21	:SERRPC, ASR, \$BDDAT, \$GDDAT
1210	001562	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1211				
1212				
1213			; ITEM 22	
1214				
1215	001564	027650	EM11	:CLOCK A COUNT ERROR
1216	001566	030337	DH4	:ERRPC ASR WAS S/B
1217	001570	031214	DT22	:SERRPC, ACR, \$BDDAT, \$TMPD
1218	001572	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1219				
1220				
1221			; ITEM 23	
1222				
1223	001574	030153	EM23	:CLOCK B REPEATABILITY ERROR
1224	001576	030765	DH23	:ERROR ASR 2NDCNT 1STCNT
1225	001600	031056	DT1	:SERRPC, ASR, \$BDDAT, \$GDDAT
1226	001602	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1227				
1228				
1229			; ITEM 24	
1230				
1231	001604	027777	EM15	:CLOCK B COUNT ERROR
1232	001606	030471	DH7	:ERRPC BCR WAS S/B
1233	001610	031226	DT24	:SERRPC, BCR, \$GDDAT, \$TMPD
1234	001612	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1235				
1236				
1237			; ITEM 25	
1238				
1239	001614	027777	EM15	:CLOCK B COUNT ERROR
1240	001616	030471	DH7	:ERRPC BCR WAS S/B
1241	001620	031240	DT25	:SERRPC, BCR, \$BDDAT, \$TMPD
1242	001622	031260	DF0	:ALL NUMBERS ARE IN OCTAL FORM
1243				
1244				
1245			; ITEM 26	
1246				
1247	001624	030212	EM26	:CLOCK ADDRESSING ERROR
1248	001626	031027	DH26	:ERRPC CLOCK ADDR.

1249 001630 031252
1250 001632 031260
1251
1252
1253
1254

D(26 ;SERRPC,STMPD
DFD

;ALL NUMBERS ARE IN OCTAL FORM

.SBTTL PROGRAM START

```

1255
1256 001634
1257
1258 001634 012706 001100
1259 001640 005026
1260 001642 022706 001126
1261 001646 001374
1262 001650 012706 001100
1263
1264 001654 012737 025434 000020
1265 001662 012737 000340 000022
1266 001670 012737 024672 000030
1267 001676 012737 000340 000032
1268 001704 012737 027312 000034
1269 001712 012737 000340 000036
1270 001720 012737 027134 000024
1271 001726 012737 000340 000026
1272 001734 005037 001164
1273 001740 005037 001166
1274 001744 112737 000001 001115
1275 001752 012737 001752 001106
1276 001760 012737 001760 001110
1277
1278
1279 001766 013746 000004
1280 001772 012737 002030 000004
1281 002000 012737 177570 001136
1282 002006 012737 177570 001140
1283 002014 022777 177777 177114
1284 002022 001013
1285
1286 002024 005737 000001
1287 002030 012737 000176 001136 645:
1288 002036 012737 000174 001140
1289 002044 012716 002052
1290 002050 000002
1291 002052 012637 000004 655:
1292
1293 002056
1294 002056 005037 001206
1295 002062 132737 000200 001221
1296 002070 001403
1297 002072 012737 001222 001136 645:
1298 002100
1299 002100 005737 000042
1300 002104 001015
1301
1302 002106 104400 002114
1303 002112 000412
1304
1305 002140
1306
1307 002140 013737 001254 001324 105:
1308 002146 013737 001250 001340
1309 002154 013737 001252 001350
1310 002162 012737 000001 001210

```

```

START:
;;CLEAR THE COMMON TAGS ($CMTAG) AREA
MOV $CMTAG,R6 ;;FIRST LOCATION TO BE CLEARED
CLR (R6)+ ;;CLEAR MEMORY LOCATION
CMP $BDDAT,R6 ;;DONE?
BNE -6 ;;LOOP BACK IF NO
MOV $STACK,SP ;;SETUP THE STACK POINTER
;;INITIALIZE A FEW VECTORS
MOV $SCOPE,$IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
MOV $340,$IOTVEC+2 ;;LEVEL 7
MOV $ERROR,$EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
MOV $340,$EMTVEC+2 ;;LEVEL 7
MOV $TRAP,$TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
MOV $340,$TRAPVEC+2 ;;LEVEL 7
MOV $PWRDN,$PWRVEC ;;POWER FAILURE VECTOR
MOV $340,$PWRVEC+2 ;;LEVEL 7
CLR $TIMES ;;INITIALIZE NUMBER OF ITERATIONS
CLR $ESCAPE ;;CLEAR THE ESCAPE ON ERROR ADDRESS
MOVB #1,$SERMAX ;;ALLOW ONE ERROR PER TEST
MOV $,$SLPADR ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
MOV $,$SLPERR ;;SETUP THE ERROR LOOP ADDRESS
;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
;;EQUAL TO A "-1" SETUP FOR A SOFTWARE SWITCH REGISTER.
MOV $ERRVEC,-(SP) ;;SAVE ERROR VECTOR
MOV $645,$ERRVEC ;;SET UP ERROR VECTOR
MOV $DSW,$SWR ;;SETUP FOR A HARDWARE SWICH REGISTER
MOV $DISP,$DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
CMP #-1,$SWR ;;TRY TO REFERENCE HARDWARE SWR
BNE 655 ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
AND THE HARDWARE SWR IS NOT = -1
TST #1 ;;FORCE A TRAP THROUGH ERRVEC
MOV $SWREG,$SWR ;;POINT TO SOFTWARE SWR
MOV $DISPREG,$DISPLAY ;;POINT TO SOFTWARE DISPLAY REG
MOV $655,(SP) ;;REPLACE OLD PC WITH NEW
RTI ;;RESTORE PC AND PSW
MOV (SP)+,$ERRVEC ;;RESTORE ERROR VECTOR

$ARG1:
CLR $PASS ;;CLEAR PASS COUNT
BITB $APTSIZE,$ENVM ;;TEST USER SIZE UNDER APT
BEQ 645 ;;YES,USE NON-APT SWITCH
MOV $SSWREG,$SWR ;;NO,USE APT SWITCH REGISTER

645:
TST #42 ;;IF RUNNING UNDER ACT-
BNE 105 ;;NO TYPEOUT.

TYPE $665 ;;TYPE ASCIZ STRING
BR $655 ;;GET OVER THE ASCIZ
665:
ASCIZ <15><12><12>#MD-11-DZKWK-A#<15><12>
655:

105:
MOV $BASE,$ASR
MOV $VECT1,$AVECT
MOV $PRIOR,$APRITY
MOV #1,$DEVCT

```

```

1311 002170 005037 001206          CLR      $PASS
1312
1313 002174          LOOP:
1314 002174 005000          CLR      RO
1315 002176 005200          1$:     INC      RO
1316 002200 001376          BNE     1$           ;DELAY SOME TIME SO THAT FIRST RESET
1317 002202 013700 001324          MOV     ASR,RO      ;INSTR. WON'T CLOBBER TYPECJT.
1318 002206 062700 000002          ADD     #2,RO       ;NOW WE'RE GONNA FIX
1319 002212 010037 001326          MOV     RO,ABR      ;ALL CLOCK ADDRESSES BASED ON ASR.
1320 002216 062700 000022          ADD     #22,RO
1321 002222 010037 001330          MOV     RO,ACR
1322 002226 062700 000002          ADD     #2,RO
1323 002232 010037 001332          MOV     RO,BSR
1324 002236 062700 000002          ADD     #2,RO
1325 002242 010037 001334          MOV     RO,BBR
1326 002246 062700 000002          ADD     #2,RO
1327 002252 010037 001336          MOV     RO,BCR
1328
1329 002256 013700 001340          MOV     AVECT,RO    ;NOW FIX VECTOR ADDRESSES
1330 002262 062700 000002          ADD     #2,RO       ;BASED ON AVECT.
1331 002266 010037 001342          MOV     RO,AVECP2
1332 002272 062700 000016          ADD     #16,RO
1333 002276 010037 001344          MOV     RO,BVECT
1334 002302 062700 000002          ADD     #2,RO
1335 002306 010037 001346          MOV     RO,BVECT2
1336
1337 002312 013737 001350 001352          MOV     APRITY,BPRITY ;FIX CLK B'S PRIORITY BASED ON A'S.
1338 002320 012706 001100          RSTART: MOV     #STACK,SP
1339 002324 012746 000340          MOV     #340,-(SP)   ;SET PROCESSOR PRIORITY TO 7.
1340 002330 012746 002336          MOV     #1$,-(SP)
1341 002334 000002          RTI
1342
1343          1$:
1344          .SBTTL *
1345          .SBTTL * PHASE 1 CLOCKS A+B BASIC LOGIC TESTS.
1346          .SBTTL *

```

1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382

```
;;*****  
;*TEST 1 *TEST THE ADDRESSABILITY OF CLOCK A'S CSR  
;*  
;*"BUS A17": "A04"="DEVICE" H; "DEVICE" H +"TPO" H=" DEV ENABLE" H  
;* "DEV ENABLE" H+"TPI" H="DEV ENB 2" H  
;*  
;* PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17"  
;*  
;* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB Z" H AND WORK BACK  
;*  
;*****
```

```
1STI: NOP  
MOV #50,$TIMES ;DO 50 ITERATIONS  
MOV #1,$LPADR ;SET SCOPE LOOP ADDRESS  
MOVB #1,$STNM ;/THIS IS THE FIRST TEST.  
  
CLR $GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.  
CLR $BDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.  
1$: MOV @#ERRVEC,-(SP) ;SAVE CONTENTS OF ADDR 6.  
MOV #2,$@#ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.  
;WE TIME-OUT WHEN ADDRESSING THE KW11.  
  
TST @ASR ;ADDRESS THE CLOCK!  
;IF CLOCK DOES NOT RETURN  
; "BUS SSYN" THEN WE'LL TIME-OUT.  
;THE CLOCK WAS THERE! EXIT SUB-TEST.  
  
BR 3$  
2$: ADD #4,R6 ;ADD #4 TO THE STACK POINTER  
MOV ASR,$TMP0 ;FOR ERROR TYPEOUT.
```

;;; \$ ERROR << \$

1386
1387
1388
1389
1390
1391
1392
1393

```
1386 002424 104026 ERROR 26 ;REPORT ERROR=CLOCK A'S CSR FAILED TO RETURN  
1387 ; "BUS SSYN" WHEN ADDRESSED.  
1388 ;NOTE: IF PROGRAM HAS INCORRECT  
1389 ;ADDRESS THEN WE MIGHT NOT BE  
1390 ;TALKING TO THE CLOCK. MAKE SURE  
1391 ;OF CLOCK ADDRESS.  
1392  
1393
```

;;; \$ ERROR << \$

1397
1398

```
1397 002426 312637 000004 3$: MOV (SP)+,@#ERRVEC  
1398
```

1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428

002432 000004
002434 005037 001124
002440 005037 001126
002444 013746 000004
002450 012737 002464 000004
002456 005777 176644
002462 000406
002464
002464 062706 000004
002470 013737 001326 001162

```
*****  
*TEST 2 *TEST THE ADDRESSABILITY OF CLOCK A'S BUFFER REG.  
*  
*"BUS A17": "A04"="DEVICE" H; "DEVICE" H + "TPO" H="DEV ENABLE" H  
*"DEV ENABLE" H+"TP1" H="DEV ENB 2" H  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17"  
*  
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB 2" H AND WORK BACK  
*  
*****  
TST2: SCOPE
```

```
CLR $GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.  
CLR $BDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.  
15: MOV @#ERRVEC, -(SP) ;SAVE CONTENTS OF ADDRS 6.  
MOV #25, @#ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.  
;WE TIME-OUT WHEN ADDRESSING THE KW11.  
  
TST @ABR ;ADDRESS THE CLOCK!  
;IF CLOCK DOES NOT RETURN  
; "BUS SSYN" THEN WE'LL TIME-OUT.  
;THE CLOCK WAS THERE! EXIT SUB-TEST.  
  
25: BR 35  
ADD #4, R6 ;ADD #4 TO THE STACK POINTER  
MOV ABR, $TMP0 ;FOR ERROR TYPEOUT.
```

;;; \$> ERROR << \$

1432
1433
1434
1435
1436
1437
1438
1439

002476 104026 ERROR 26 ;REPORT ERROR=CLOCK A'S BUFFER REG. FAILED TO RETURN
; "BUS SSYN" WHEN ADDRESSED.
;NOTE: IF PROGRAM HAS INCORRECT
;ADDRESS THEN WE MIGHT NOT BE
;TALKING TO THE CLOCK. MAKE SURE
;OF CLOCK ADDRESS.

;;; \$> ERROR << \$

1443
1444

002500 012637 000004 35: MOV (SP)+, @#ERRVEC

1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474

```
*****
:TEST 3 *TEST THE ADDRESSABILITY OF CLOCK A'S COUNT REG.
*
*"BUS A17": "A04"="DEVICE" H; "DEVICE" H +"TPO" H="DEV ENABLE" H
*"DEV ENABLE" H+"TPI" H="DEV ENB 2" H
*
* PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17"
*
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB Z" H AND WORK BACK
*
*****
TST3: SCOPE
```

002504 000004

```
CLR $GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.
CLR $BDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.
1$: MOV @#ERRVEC, -(SP) ;SAVE CONTENTS OF ADDRS 6.
MOV @2$, @#ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.
;WE TIME-OUT WHEN ADDRESSING THE KW11.

TST @ACR ;ADDRESS THE CLOCK!
;IF CLOCK DOES NOT RETURN
; "BUS SSYN" THEN WE'LL TIME-OUT.
;THE CLOCK WAS THERE! EXIT SUB-TEST.

2$: BR 3$

ADD @4, R6 ;ADD #4 TO THE STACK POINTER
MOV ACR, $TMPD ;FOR ERROR TYPEOUT.
```

;;; \$ \$

002550 104026

ERROR 26 ;REPORT ERROR=CLOCK A'S COUNT REG. FAILED TO RETURN
;"BUS SSYN" WHEN ADDRESSED.
;NOTE: IF PROGRAM HAS INCORRECT
;ADDRESS THEN WE MIGHT NOT BE
;TALKING TO THE CLOCK. MAKE SURE
;OF CLOCK ADDRESS.

;;; \$ \$

1489
1490

002552 012637 000004 3\$: MOV (SP)+, @#ERRVEC

1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520

002556 000004
002560 005037 001124
002564 005037 001126
002570 013746 000004
002574 012737 002610 000004
002602 005777 176524
002606 000406
002610
002610 062706 000004
002614 013737 001332 001162

```
*****  
*TEST 4 *TEST THE ADDRESSABILITY OF CLOCK B'S CSR  
*  
*BUS A17:"A04"="DEVICE" H; "DEVICE" H + "TPO" H="DEV ENABLE" H  
*DEV ENABLE" H+"TPI" H="DEV ENB 2" H  
*  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17"  
*  
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB Z" H AND WORK BACK  
*  
*****  
TST4: SCOPE
```

```
CLR $GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.  
CLR $BDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.  
15: MOV @#ERRVEC, -(SP) ;SAVE CONTENTS OF ADDRS 6.  
MOV #25, @#ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.  
;WE TIME-OUT WHEN ADDRESSING THE KW11.  
  
TST @BSR ;ADDRESS THE CLOCK!  
;IF CLOCK DOES NOT RETURN  
; "BUS SSYN" THEN WE'LL TIME-OUT.  
;THE CLOCK WAS THERE! EXIT SUB-TEST.  
  
25: BR 35  
  
ADD #4, R6 ;ADD #4 TO THE STACK POINTER  
MOV BSR, $TMP0 ;FOR ERROR TYPEOUT.
```

;;; \$ ERROR << \$

1524
1525
1526
1527
1528
1529
1530
1531

002622 104026 ERROR 26

```
;REPORT ERROR=CLOCK B'S CSR FAILED TO RETURN  
;"BUS SSYN" WHEN ADDRESSED.  
;NOTE: IF PROGRAM HAS INCORRECT  
;ADDRESS THEN WE MIGHT NOT BE  
;TALKING TO THE CLOCK. MAKE SURE  
;OF CLOCK ADDRESS.
```

;;; \$ ERROR << \$

1535 002624 012637 000004 35: MOV (SP)+, @#ERRVEC
1536

1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566

```
002630 000004
002632 005037 001124
002636 005037 001126
002642 013746 000004
002646 012737 002662 000004
002654 005777 176454
002660 000406
002662
002662 062706 000004
002666 013737 001334 001162
```

```
*****
*TEST 5 *TEST THE ADDRESSABILITY OF CLOCK B'S BUFFER REG.
*
*"BUS A17": "A04"="DEVICE" H; "DEVICE" H + "TPO" H="DEV ENABLE" H
*"DEV ENABLE" H+"TPI" H="DEV ENB 2" H
*
* PROBABLE SYNC POINT FOR THIS TEST: "BUS A17"
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB 2" H AND WORK BACK
*
*****
```

↑ST5: SCOPE

```
CLR $GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.
CLR $BDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.
1S: MOV @#ERRVEC, -(SP) ;SAVE CONTENTS OF ADDRS 6.
MOV @2$, @#ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.
;WE TIME-OUT WHEN ADDRESSING THE KW11.

TST @BRR ;ADDRESS THE CLOCK!
;IF CLOCK DOES NOT RETURN
;"BUS Ssyn" THEN WE'LL TIME-OUT.
;THE CLOCK WAS THERE! EXIT SUB-TEST.

2S: BR 3$

ADD #4, R6 ;ADD #4 TO THE STACK POINTER
MOV BBR, $TMPD ;FOR ERROR TYPEOUT.
```

;;; \$> ERROR << \$

1570
1571
1572
1573
1574
1575
1576
1577

```
002674 104026
```

```
ERROR 26
```

```
;REPORT ERROR=CLOCK B'S BUFFER REG. FAILED TO RETURN
;"BUS Ssyn" WHEN ADDRESSED.
;NOTE: IF PROGRAM HAS INCORRECT
;ADDRESS THEN WE MIGHT NOT BE
;TALKING TO THE CLOCK. MAKE SURE
;OF CLOCK ADDRESS.
```

;;; \$> ERROR << \$

1581
1582

```
002676 012637 000004
```

```
3S: MOV (SP)+, @#ERRVEC
```

1583
 1584
 1585
 1586
 1587
 1588
 1589
 1590
 1591
 1592
 1593
 1594
 1595
 1596
 1597
 1598
 1599
 1600
 1601
 1602
 1603
 1604
 1605
 1606
 1607
 1608
 1609
 1610
 1611
 1612

002702 000004

002704 005037 001124

002710 005037 001126

002714 013746 000004

002720 012737 002734 000004

002726 005777 176404

002732 000406

002734

002734 062706 000004

002740 013737 001336 001162

```

*****
*TEST 6 *TEST THE ADDRESSABILITY OF CLOCK B'S COUNT REG.
*
*"BUS A17": "A04"="DEVICE" H; "DEVICE" H + "TPO" H="DEV ENABLE" H
*"DEV ENABLE" H+"TPI" H="DEV ENB 2" H
*
* PROBABLE SYNC POINT FOR THIS TEST:: "BUS A17"
*
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB Z" H AND WORK BACK
*
*****
*ST6: SCOPE
  
```

```

CLR %GDDAT ;CLEAR THESE LOCATIONS ON START OF PROG.
CLR %SDDAT ;MAKES FIRST ERROR CLEAN TYPEOUT.
MOV %ERRVEC, -(SP) ;SAVE CONTENTS OF ADDRS 6.
MOV #25, %ERRVEC ;SET TIME-OUT TRAP VECTOR TO HANDLER IN CASE.
;WE TIME-OUT WHEN ADDRESSING THE KW11.

TST %BCR ;ADDRESS THE CLOCK!
;IF CLOCK DOES NOT RETURN
; "BUS SSYN" THEN WE'LL TIME-OUT.
; THE CLOCK WAS THERE! EXIT SUB-TEST.

BR %35
ADD #4, %R6 ;ADD #4 TO THE STACK POINTER
MOV %BCR, %TMP0 ;FOR ERROR TYPEOUT.
  
```

::; *****>> ERROR << *****

002746 104026

ERROR 26

```

;REPORT ERROR=CLOCK B'S COUNT REG. FAILED TO RETURN
;"BUS SSYN" WHEN ADDRESSED.
;NOTE: IF PROGRAM WAS INCORRECT
;ADDRESS THEN WE MIGHT NOT BE
;TALKING TO THE CLOCK. MAKE SURE
;OF CLOCK ADDRESS.
  
```

::; *****>> ERROR << *****

002750 012637 000004

35: MOV (SP)+, %ERRVEC

1628

G04

MAINDEC-11-DZKWK-R
DZKWK.CMB T13

MACY11 27(732) 26-OCT-76 10:49 PAGE 45
*TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WRITE/READ

1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801

003144 000004
003146 012737 000050 001164
003154 012737 000370 001124
003162 013777 001124 176144
003170 017737 176140 001126
003176 001001

;*
;* PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
;*
;*

↑ST13: SCOPE
MOV #50, \$TIMES ;;DO 50 ITERATIONS
MOV #370, \$GDDAT ;;USE PATTERN "370", PUT IN \$GDDAT.
MOV \$GDDAT, \$BBR ;;WRITE INTO CLOCK B'S BUFFER REGISTER.
MOV \$BBR, \$BDDAT ;;READ IT BACK.
BNE IS ;;IF ANY BITS COME BACK-SUBTEST OK.

::; ***** > ERROR << *****

1805
1806
1807
1808

003200 104006

ERROR 6

;ERROR-FAILED TO WRITE/READ CLOCKB'S
;BUFFER REGISTER.

::; ***** > ERROR << *****

1812
1813
1814

003202

IS:

1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924

003376 000004
003400 012737 000100 001164
003406 005077 175712
003412 052777 020000 175704
003420 012737 020000 001124
003426 017737 175672 001126
003434 023737 001124 001126
003442 001402

```
;/8
*****
*TEST 16          *TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED
*
*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
```

```
*****
TEST16: SCOPE
MOV      #100,STIMES      ;;DO 100 ITERATIONS
CLR      @ASR              ;;/CLEAR THE STATUS REGISTER.
BIS      #BIT13,@ASR      ;;/SET BIT 13.
MOV      #BIT13,$GDDAT     ;;/SET FOR ERROR TYPEOUT S/B.
MOV      @ASR,$BDDAT       ;;/READ THE STATUS REGISTER.
CMP      $GDDAT,$BDDAT     ;;/DID BIT 13 AND ONLY BIT 13 SET?
BEQ      1$                ;;/IF SO-LETS TRY CLEARING IT.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1928
1929
1930

003444 104002 ERROR 2 ;;/ERROR CLOCK AS STATUS REGISTER.
;;/BIT 13 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1934
1935
1936
1937
1938
1939

003446 000412 BR 2\$;;/BR TO END SUBTEST.
003450 042777 020000 175646 1\$: BIC #BIT13,@ASR ;;/TRY CLEARING BIT 13.
003456 005037 001124 CLR \$GDDAT ;;/CLEAR S/B FOR TYPEOUT IF ANY.
003462 017737 175636 001126 MOV @ASR,\$BDDAT ;;/NOW READ IT BACK.
003470 001401 BEQ 2\$;;/IF ZERO-NO ERROR!

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1943
1944
1945

003472 104002 ERROR 2 ;;/ERROR-CLOCK A STATUS REGISTER.
;;/BIT 13 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1949 003474

2\$:

MAINDEC-11-DZKWK-A
DZKWK.CMB T16

MACY11 27(732) 26-OCT-76 10:49 PAGE 49
*TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED

K04

1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969

003474	000004			
003476	012737	000100	001164	
003504	005077	175614		
003510	052777	001000	175606	
003516	012737	001000	001124	
003524	017737	175574	001126	
003532	023737	001124	001126	
003540	001402			

```

:;*****
:;TEST 17 *TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED
:;
:;*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
:;*F/FS OR GATES
:;
:;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
:;
:;*****
TST17: SCOPE
MOV #100,STIMES ;;DO 100 ITERATIONS
CLR @ASR ;;/CLEAR THE STATUS REGISTER.
BIS #BIT9,@ASR ;;/SET BIT 9.
MOV #BIT9,$GDDAT ;;/SET FOR ERROR TIMEOUT S/B.
MOV @ASR,$BDDAT ;;/READ THE STATUS REGISTER.
CMP $GDDAT,$BDDAT ;;/DID BIT 9 AND ONLY BIT 9 SET?
BEQ IS ;;/IF SO-LETS TRY CLEARING IT.

```

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1973
1974
1975

003542 104002

ERROR 2

;/ERROR CLOCK AS STATUS REGISTER.
;/BIT 9 FAILED TO BIT SET.

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1979
1980
1981
1982
1983
1984

003544	000412			
003546	042777	001000	175550	15:
003554	005037	001124		
003560	017737	175540	001126	
003566	001401			

BR	25
BIC	#BIT9,@ASR
CLR	\$GDDAT
MOV	@ASR,\$BDDAT
BEQ	25

```

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 9.
;/CLEAR S/B FOR TIMEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

```

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1988
1989
1990

003570 104002

ERROR 2

;/ERROR-CLOCK A STATUS REGISTER.
;/BIT 9 FAILED TO CLEAR.

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

1994

003572

25:

1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014

003572 000004
003574 012737 000100 001164
003602 005077 175516
003606 052777 000400 175510
003614 012737 000400 001124
003622 017737 175476 001126
003630 023737 001124 001126
003636 001402

```

;*****
;TEST 20 *TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
;
;CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;F/FS OR GATES
;
; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
;
;*****
TST20: SCOPE
MOV #100,$TIMES ;DO 100 ITERATIONS
CLR @ASR ;CLEAR THE STATUS REGISTER.
BIS #BIT8,@ASR ;SET BIT 8.
MOV #BIT8,$GDDAT ;SET FOR ERROR TYPEOUT S/B.
MOV @ASR,$BDDAT ;READ THE STATUS REGISTER.
CMP $GDDAT,$BDDAT ;DID BIT 8 AND ONLY BIT 8 SET?
BEQ IS ;IF SO-LETS TRY CLEARING IT.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2018
2019
2020

003640 104002

ERROR 2

;/ERROR CLOCK AS STATUS REGISTER.
;/BIT 8 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2024
2025
2026
2027
2028
2029

003642 000412
003644 042777 000400 175452 1S:
003652 005037 001124
003656 017737 175442 001126
003664 001401

```

BR 2S
BIC #BIT8,@ASR
CLR $GDDAT
MOV @ASR,$BDDAT
BEQ 2S

```

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 8.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2033
2034
2035

003666 104002

ERROR 2

;/ERROR-CLOCK A STATUS REGISTER.
;/BIT 8 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2039 003670

2S:

N04

```
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096 003766 000004
2097 003770 012737 000100 001164
2098 003776 005077 175322
2099 004002 052777 000100 175314
2100 004010 012737 000100 001124
2101 004016 017737 175302 001126
2102 004024 023737 001124 001126
2103 004032 001402
2104

; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

TST2: SCOPE
MOV #100, STIMES ;; DO 100 ITERATIONS
CLR QASR ;; CLEAR THE STATUS REGISTER.
BIS #BIT6, QASR ;; SET BIT 6.
MOV #BIT6, $GDDAT ;; SET FOR ERROR TIMEOUT S/B.
MOV QASR, $BDDAT ;; READ THE STATUS REGISTER.
CMP $GDDAT, $BDDAT ;; DID BIT 6 AND ONLY BIT 6 SET?
BEQ IS ;; IF SO-LETS TRY CLEARING IT.

; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
; ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

BR 25 ;; BR TO END SUBTEST.
BIC #BIT6, QASR ;; TRY CLEARING BIT 6.
CLR $GDDAT ;; CLEAR S/B FOR TIMEOUT IF ANY.
MOV QASR, $BDDAT ;; NOW READ IT BACK.
BEQ 25 ;; IF ZERO-NO ERROR!
```


2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194

004162 000004
004164 012737 000100 001164
004172 005077 175126
004176 052777 000010 175120
004204 012737 000010 001124
004212 017737 175106 001126
004220 023737 001124 001126
004226 001402

;/#

*TEST 24 *TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
*
*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST: "DEVICE OUT" 2 OCCURANCES PER PASS
*

↑ST24: SCOPE
MOV #100,STIMES ;DO 100 ITERATIONS
CLR #ASR ;CLEAR THE STATUS REGISTER.
BIS #BIT3,ASR ;SET BIT 3.
MOV #BIT3,\$GDDAT ;SET FOR ERROR TYPEOUT S/B.
MOV #ASR,\$BDDAT ;READ THE STATUS REGISTER.
CMP \$GDDAT,\$BDDAT ;DID BIT 3 AND ONLY BIT 3 SET?
BEQ IS ;IF SO-LETS TRY CLEARING IT.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2198
2199
2200

004230 104002

ERROR 2

;/ERROR CLOCK AS STATUS REGISTER.
;/BIT 3 FAILED TO BIT SET.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2204
2205
2206
2207
2208
2209

004232 000412
004234 042777 000010 175062 1\$:
004242 005037 001124
004246 017737 175052 001126
004254 001401

BR 2\$
BIC #BIT3,ASR
CLR \$GDDAT
MOV #ASR,\$BDDAT
BEQ 2\$

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 3.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2213
2214
2215

004256 104002

ERROR 2

;/ERROR-CLOCK A STATUS REGISTER.
;/BIT 3 FAILED TO CLEAR.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2219

004260

2\$:

2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239

```
;/#  
*****  
*TEST 25      *TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED  
*  
*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL  
*F/FS OR GATES  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS  
*  
*****
```

004260 000004
004262 012737 000100 001164
004270 005077 175030
004274 052777 000004 175022
004302 012737 000004 001124
004310 017737 175010 001126
004316 023737 001124 001126
004324 001402

```
TST25: SCOFE  
      MOV     #100,$TIMES      ;; DO 100 ITERATIONS  
      CLRA   @ASR            ;; CLEAR THE STATUS REGISTER.  
      BIS    @BIT2,@ASR      ;; SET BIT 2.  
      MOV    @BIT2,@GDDAT    ;; SET FOR ERROR TYPEOUT S/B.  
      CLRA   @ASR,@BDDAT    ;; READ THE STATUS REGISTER.  
      CMP    @GDDAT,@BDDAT   ;; DID BIT 2 AND ONLY BIT 2 SET?  
      BEQ    IS              ;; IF SO-LETS TRY CLEARING IT.  
      IS
```

::: ***** > ERROR << *****

2243
2244
2245

004326 104002 ERROR 2 ;/ERROR CLOCK AS STATUS REGISTER.
; /BIT 2 FAILED TO BIT SET.

::: ***** > ERROR << *****

2249
2250
2251
2252
2253
2254

004330 000412
004332 042777 000004 174764 IS: BR 25 ;/BR TO END SUBTEST.
004340 005037 001124 BIC @BIT2,@ASR ;/TRY CLEARING BIT 2.
004344 017737 174754 001126 CLR @GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
004352 001401 MOV @ASR,@BDDAT ;/NOW READ IT BACK.
BEQ 25 ;/IF ZERO-NO ERROR!

::: ***** > ERROR << *****

2258
2259
2260

004354 104002 ERROR 2 ;/ERROR-CLOCK A STATUS REGISTER.
; /BIT 2 FAILED TO CLEAR.

::: ***** > ERROR << *****

2264 004356

25:

2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284

004356 000004
004360 012737 000100 001164
004366 005077 174732
004372 052777 000002 174724
004400 012737 000002 001124
004406 017737 174712 001126
004414 023737 001124 001126
004422 001402

```
:/#  
:*****  
*TEST 26 *TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED  
*  
*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILUPE-SUSPECT INDIVIDUAL  
*F/FS OR GATES  
*  
* PROBABLE SYNC POINT FOR THIS TEST.: "DEVICE OUT" 2 OCCURANCES PER PASS  
*  
:*****
```

```
TST26: SCOPE  
MOV #100, STIMS ; DO 100 ITERATIONS  
CLR QASR ; CLEAR THE STATUS REGISTER.  
BIS #BIT1, QASR ; SET BIT 1.  
MOV #BIT1, SGOAT ; SET FOR ERROR TYPEOUT S/B.  
MOV QASR, SBODAT ; READ THE STATUS REGISTER.  
CMP SGOAT, SBODAT ; DID BIT 1 AND ONLY BIT 1 SET?  
BEQ IS ; IF SO-LETS TRY CLEARING IT.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2288
2289
2290

004424 104002

EP:OR 2

```
;/ERROR CLOCK AS STATUS REGISTER.  
;/BIT 1 FAILED TO BIT SET.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSS

2294
2295
2296
2297
2298
2299

004426 000412
004430 042777 000002 174666 1S:
004436 005037 001124
004442 017737 174656 001126
004450 001401

```
BR 2S ;/BR TC END SUBTEST.  
BIC #BIT1, QASR ;/TRY CLEARING BIT 1.  
CLR SGOAT ;/CLEAR S/B FOR TYPEOUT IF ANY.  
MOV QASR, SBODAT ;/NOW READ IT BACK.  
BEQ 2S ;/IF ZERO-NO ERROR!
```

```
;/BR TC END SUBTEST.  
;/TRY CLEARING BIT 1.  
;/CLEAR S/B FOR TYPEOUT IF ANY.  
;/NOW READ IT BACK.  
;/IF ZERO-NO ERROR!
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2303
2304
2305

004452 104002

ERROR 2

```
;/ERROR-CLOCK A STATUS REGISTER.  
;/BIT 1 FAILED TO CLEAR.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2309 004454

2S:

2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374

004552	000004		
004554	012737	000100	001164
004562	005077	174540	
004566	052777	000001	174532
004574	012737	000001	001124
004602	017737	174520	001126
004610	023737	001124	001126
004616	001402		

```

; /*
*****
*TEST 30      *TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILUPE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*****

```

```

TST30: SCOPE
MOV #100,STIMES ;;DO 100 ITERATIONS
CLR JABR ;;CLEAR THE BUFFER REGISTER.
BIS #BIT0,JABR ;;SET BIT 0.
MOV #BIT0,SGDDAT ;;SET FOR ERROR TYPEOUT S/B.
MOV JABR,$BDDAT ;;READ THE BUFFER REGISTER.
CMP SGDDAT,$BDDAT ;;DID BIT 0 AND ONLY BIT 0 SET?
BEQ IS ;;IF SO-LETS TRY CLEARING IT.

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2379 004620 104003
2379
2380

ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 0 FAILED TO BIT SET.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2384 004622 000412
2385 004624 042777 000001 174474 15:
2386 004632 005037 001124
2387 004636 017737 174464 001126
2388 004644 001401
2389

```

BR 25 ;;BR TO END SUBTEST.
BIC #BIT0,JABR ;;TRY CLEARING BIT 0.
CLR SGDDAT ;;CLEAR S/B FOR TYPEOUT IF ANY.
MOV JABR,$BDDAT ;;NOW READ IT BACK.
BEQ 25 ;;IF ZERO-NO ERROR!

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2393 004646 104003
2394
2395

ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 0 FAILED TO CLEAR.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2399 004650

25:

2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509

005044 000004
005046 012737 000100 001164
005054 005077 174246
005060 052777 000010 174240
005066 012737 000010 001124
005074 017737 174226 001126
005102 023737 001124 001126
005110 001402

```

; /#
; *****
; *TEST 33 *TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
; *
; *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
; *F/FS OR GATES
; *
; * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
; *
; *****

```

```

↑ST33: SCOPE
MOV #100,$TIMES ;DO 100 ITERATIONS
CLR JABR ;/CLEAR THE BUFFER REGISTER.
BIS #BIT3,JABR ;/SET BIT 3.
MOV #BIT3,$GDDAT ;/SET FOR ERROR TYPEOUT S/B.
MOV JABR,$BDDAT ;/READ THE BUFFER REGISTER.
CMP $GDDAT,$BDDAT ;/DID BIT 3 AND ONLY BIT 3 SET?
BEQ 1$ ;/IF SO-LETS TRY CLEARING IT.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2513
2514
2515

005112 104003

ERROR 3

;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 3 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2519
2520
2521
2522
2523

005114 000412
005116 042777 000010 174202 1\$:
005124 005037 001124
005130 017737 174172 001126
005136 001401

```
BR 2$
BIC #BIT3,JABR
CLR $GDDAT
MOV JABR,$BDDAT
BEQ 2$

```

```
;/BR TO END SUBTEST.
;/TRY CLEARING BIT 3.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2528
2529
2530

005140 104003

ERROR 3

;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 3 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

2534 005142

2\$:

2535
 2536
 2537
 2538
 2539
 2540
 2541
 2542
 2543
 2544
 2545
 2546
 2547
 2548
 2549
 2550
 2551
 2552
 2553
 2554

```

;/#
*****
*TEST 34 *TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*****
TST34: SCOPE
MOV #100,$TIMES ;:DO 100 ITERATIONS
CLR @ABR ;:/CLEAR THE BUFFER REGISTER.
BIS #BIT4,@ABR ;:/SET BIT 4.
MOV #BIT4,$GDDAT ;:/SET FOR ERROR TYPEOUT S/B.
MOV @ABR,$BDDAT ;:/READ THE BUFFER REGISTER.
CMP $GDDAT,$BDDAT ;:/DID BIT 4 AND ONLY BIT 4 SET?
BEQ IS ;:/IF SO-LETS TRY CLEARING IT.
    
```

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2558
 2559
 2560

005210 104003 ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
 ;/BIT 4 FAILED TO BIT SET.

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2564
 2565
 2566
 2567
 2568
 2569

```

005212 000412 BR 25 ;/BR TO END SUBTEST.
005214 042777 000020 174104 15: BIC #BIT4,@ABR ;/TRY CLEARING BIT 4.
005222 005037 001124 CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
005226 017737 174074 001126 MOV @ABR,$BDDAT ;/NOW READ IT BACK.
005234 001401 BEQ 25 ;/IF ZERO-NO ERROR!
    
```

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2573
 2574
 2575

005236 104003 ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
 ;/BIT 4 FAILED TO CLEAR.

;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2579 005240

25:

2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599

005240 000004
005242 012737 000100 001164
005250 005077 174052
005254 052777 000040 174044
005262 012737 000040 001124
005270 017737 174032 001126
005276 023737 001124 001126
005304 001402

```

;*****
;TEST 35          *TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
;
;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;*F/FS OR GATES
;*
;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
;*****

```

```

TST35: SCOPE
MOV #100,$TIMES    ;;DO 100 ITERATIONS
CLR @ABR          ;;CLEAR THE BUFFER REGISTER.
BIS #BITS,@ABR    ;;SET BIT 5.
MOV #BITS,$GDDAT  ;;SET FOR ERROR TYPEOUT S/B.
MOV @ABR,$BDDAT   ;;READ THE BUFFER REGISTER.
CMP $GDDAT,$BDDAT ;;DID BIT 5 AND ONLY BIT 5 SET?
BEQ IS           ;;IF SO-LETS TRY CLEARING IT.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2603
2604
2605

005306 104003

ERROR 3

```

; /ERROR CLOCK AS BUFFER REGISTER.
; /BIT 5 FAILED TO BIT SET.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2609
2610
2611
2612
2613
2614

005310 000412
005312 042777 000040 174006 1S:
005320 005037 001124
005324 017737 173776 001126
005332 001401

```

BR 2S          ; /BR TO END SUBTEST.
BIC #BITS,@ABR ; /TRY CLEARING BIT 5.
CLR $GDDAT     ; /CLEAR S/B FOR TYPEOUT IF ANY.
MOV @ABR,$BDDAT ; /NOW READ IT BACK.
BEQ 2S        ; /IF ZERO-NO ERROR!

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2618
2619
2620

005334 104003

ERROR 3

```

; /ERROR-CLOCK A BUFFER REGISTER.
; /BIT 5 FAILED TO CLEAR.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2624 005336

2S:

B06

MAINDEC-11-DZKWK-A
DZKWK.CMB T37

MACY11 27(732) 26-OCT-76 10:49 PAGE 66
*TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED

2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734

005532	000004			
005534	012737	000100	001164	
005542	005077	173560		
005546	052777	000400	173552	
005554	012737	000400	001124	
005562	017737	173540	001126	
005570	023737	001124	001126	
005576	001402			

```

:/*
:*****
:TEST 40           *TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED
:
:*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
:*F/FS OR GATES
:*
:* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
:*
:*****

```

```

TEST40:  SCOPE
MOV      #100,SIMES           ;;DO 100 ITERATIONS
CLR     @ABR                 ;;CLEAR THE BUFFER REGISTER.
BIS     @BIT8,@ABR           ;;SET BIT 8.
MOV     @BIT8,@SGDDAT        ;;SET FOR ERROR TYPEOUT S/B.
MOV     @ABR,@SBDDAT         ;;READ THE BUFFER REGISTER.
CMP     @SGDDAT,@SBDDAT      ;;DID BIT 8 AND ONLY BIT 8 SET?
BEQ     IS                   ;;IF SO-LETS TRY CLEARING IT.

```

::: \$) ERROR << \$

2738
2739
2740

005600 104003

ERROR 3

;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 8 FAILED TO BIT SET.

::: \$) ERROR << \$

2744
2745
2746
2747
2748
2749

005602	000412			
005604	042777	000400	173514	15:
005612	005037	001124		
005616	017737	173504	001126	
005624	001401			

```

BR       25
BIC     @BIT8,@ABR           ;;TRY CLEARING BIT 8.
CLR     @SGDDAT              ;;CLEAR S/B FOR TYPEOUT IF ANY.
MOV     @ABR,@SBDDAT         ;;NOW READ IT BACK.
BEQ     25                   ;;IF ZERO-NO ERROR!

```

```


```

::: \$) ERROR << \$

2753
2754
2755

005626 104003

ERROR 3

;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 8 FAILED TO CLEAR.

::: \$) ERROR << \$

2759 005630

25:

MAINDEC-11-DZKWK-A
DZKWK.CMB T41

MACY11 27(732) 26-OCT-76 10:49 PAGE 68
*TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED

2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824

005726 000004
005730 012737 000100 001154
005736 005077 173364
005742 052777 002000 173356
005750 012737 002000 001124
005756 017737 173344 001126
005764 023737 001124 001126
005772 001402

;/#

*TEST 42 *TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*

↑ST42: SCOPE
MOV #100, \$TIMES ;: DO 100 ITERATIONS
CLR \$ABR ;: /CLEAR THE BUFFER REGISTER.
BIS #BIT10, \$ABR ;: /SET BIT 10.
MOV #BIT10, \$GDOAT ;: /SET FOR ERROR TIMEOUT S/B.
MOV \$ABR, \$BODAT ;: /READ THE BUFFER REGISTER.
CMP \$GDOAT, \$BODAT ;: /DID BIT 10 AND ONLY BIT 10 SET?
BEQ IS ;: /IF SO-LETS TRY CLEARING IT.

;;; \$) ERROR (< \$

2828
2829
2830

005774 104003

ERROR 3 ;: /ERROR CLOCK AS BUFFER REGISTER.
;: /BIT 10 FAILED TO BIT SET.

;;; \$) ERROR (< \$

2834
2835
2836
2837
2838
2839

005776 000412
006000 042777 002000 173320 IS:
006006 005037 001124
006012 017737 173310 001126
006020 001401

BR \$S ;: /BR TO END SUBTEST.
BIC #BIT10, \$ABR ;: /TRY CLEARING BIT 10.
CLR \$GDOAT ;: /CLEAR S/B FOR TYPEOUT IF ANY.
MOV \$ABR, \$BODAT ;: /NOW READ IT BACK.
BEQ \$S ;: /IF ZERO-NO ERROR!

;;; \$) ERROR (< \$

2843
2844
2845

006022 104003

ERROR 3 ;: /ERROR-CLOCK A BUFFER REGISTER.
;: /BIT 10 FAILED TO CLEAR.

;;; \$) ERROR (< \$

2849 006024

25:

MAINDEC-11-DZKWK-A
DZKWK.CMB 743

MACY11 27(732) 26-OCT-76 10:49 PAGE 70
*TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED

2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914

006122 000004
006124 012737 000100 001164
006132 005077 173170
006136 052777 010000 173162
006144 012737 010000 001124
006152 017737 173150 001126
006160 023737 001124 001126
006166 001402

```

; /#
;*****
;TEST 44      *TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED
;*
;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;*F/FS OR GATES
;*
;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
;*****

```

```

↑ST44:  SCOPE
MOV     #100, $TIMES      ;; DO 100 ITERATIONS
CLR     $ABR              ;; /CLEAR THE BUFFER REGISTER.
BIS     #BIT12, $ABR     ;; /SET BIT 12.
MOV     #BIT12, $GDDAT   ;; /SET FOR ERROR TIMEOUT S/B.
MOV     $ABR, $SDDAT     ;; /READ THE BUFFER REGISTER.
CMP     $GDDAT, $SDDAT   ;; /DID BIT 12 AND ONLY BIT 12 SET?
BEQ     15                ;; /IF SO-LETS TRY CLEARING IT.

```

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2918
2919
2920

006170 104003

ERROR 3

;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 12 FAILED TO BIT SET.

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2924
2925
2926
2927
2928
2929

006172 000412
006174 042777 010000 173124 15:
006202 005037 001124
006206 017737 173114 001126
006214 001401

```

BR     25
BIC     #BIT12, $ABR    ;; /BR TO END SUBTEST.
CLR     $GDDAT         ;; /TRY CLEARING BIT 12.
MOV     $ABR, $SDDAT   ;; /CLEAR S/B FOR TIMEOUT IF ANY.
BEQ     25             ;; /NOW READ IT BACK.

```

```

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 12.
;/CLEAR S/B FOR TIMEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

```

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2933
2934
2935

006216 104003

ERROR 3

;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 12 FAILED TO CLEAR.

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

2939 006220

25:

2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004

006316 000004
006320 012737 000100 001164
006326 005077 172774
006332 052777 040000 172766
006340 012737 040000 001124
006346 017737 172754 001126
006354 023737 001124 001126
006362 001402

```

;
*****
*TEST 46 *TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED
*
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*****

```

```

TST46: SCOPE
MOV #100,STIMES ;;DO 100 ITERATIONS
CLR JABR ;;CLEAR THE BUFFER REGISTER.
BIS #BIT14,JABR ;;SET BIT 14.
MOV #BIT14,$GDDAT ;;SET FOR ERROR TYPEOUT S/B.
MOV JABR,$BDDAT ;;READ THE BUFFER REGISTER.
CMP $GDDAT,$BDDAT ;;DID BIT 14 AND ONLY BIT 14 SET?
BEQ IS ;;IF SO-LETS TRY CLEARING IT.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

3008 006364 104003
3009
3010

ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 14 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

3014 006366 000412
3015 006370 042777 040000 172730 15:
3016 006376 005037 001124
3017 006402 017737 172720 001126
3018 006410 001401
3019

```

BR 25 ;/BR TO END SUBTEST.
BIC #BIT14,JABR ;/TRY CLEARING BIT 14.
CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
MOV JABR,$BDDAT ;/NOW READ IT BACK.
BEQ 25 ;/IF ZERO-NO ERROR!

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

3023 006412 104003
3024
3025

ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 14 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

3029 006414

25:

3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096

006512 000004
006514 012737 000100 001164
006522 005077 172604
006526 052777 004000 172576
006534 012737 004000 001124
006542 017737 172564 001126
006550 023737 001124 001126
006556 001402

:/#

:TEST 50 *TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
*
*CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*

TST50: SCOPE
MOV #100,STIMES ;:DO 100 ITERATIONS
CLR @BSR ;:/CLEAR THE STATUS REGISTER.
BIS @BIT11,@BSR ;:/SET BIT 11.
MOV @BIT11,@SGDDAT ;:/SET FOR ERROR TYPEOUT S/B.
MOV @BSR,@SDDAT ;:/READ THE STATUS REGISTER.
CMP @SGDDAT,@SDDAT ;:/DID BIT 11 AND ONLY BIT 11 SET?
BEQ 15 ;:/IF SO-LETS TRY CLEARING IT.

:::*****> ERROR <*****

3100
3101
3102

006560 104005

ERROR 5

;/ERROR CLOCK BS STATUS REGISTER.
;/BIT 11 FAILED TO BIT SET.

:::*****> ERROR <*****

3106
3107
3108
3109
3110

006562 000412
006564 042777 004000 172540 15:
006572 005037 001124
006576 017737 172530 001126
006604 001401

BR 25
BIC @BIT11,@BSR
CLR @SGDDAT
MOV @BSR,@SDDAT
BEQ 25

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 11.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

:::*****> ERROR <*****

3115
3116
3117

006606 104005

ERROR 5

;/ERROR-CLOCK B STATUS REGISTER.
;/BIT 11 FAILED TO CLEAR.

:::*****> ERROR <*****

3121
3122

006610

25:

K06

MAINDEC-11-DZKWK-A
DZKWK.CMB T50

MACY11 27(732) 26-OCT-76 10:49 PAGE 75
*TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED

3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142

006610 000004
006612 012737 000100 001164
006620 005077 172506
006624 052777 000200 172500
006632 012737 000200 001124
006640 017737 172466 001126
006646 023737 001124 001126
006654 001402

```
;/#  
:*****  
: *TEST S1 *TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED  
:  
: *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL  
: *F/FS OR GATES  
:  
: * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS  
:  
:*****
```

```
T51: SCOPE  
MOV #100,STIMS ;DO 100 ITERATIONS  
CLR @BSR ;CLEAR THE STATUS REGISTER.  
BIS #BIT7,@BSR ;SET BIT 7.  
MOV #BIT7,$GDDAT ;SET FOR ERROR TYPEOUT S/B.  
MOV @BSR,$BDDAT ;READ THE STATUS REGISTER.  
CMP $GDDAT,$BDDAT ;DID BIT 7 AND ONLY BIT 7 SET?  
BEQ IS ;IF SO-LETS TRY CLEARING IT.
```

;;;*****> ERROR <*****

3146
3147
3148

006656 104005

ERROR 5

;/ERROR CLOCK BS STATUS REGISTER.
;/BIT 7 FAILED TO BIT SET.

;;;*****> ERROR <*****

3152
3153
3154
3155
3156
3157

006660 000412
006662 042777 000200 172442 15:
006670 005037 001124
006674 017737 172432 001126
006702 001401

```
BR 25 ;/BR TO END SUBTEST.  
BIC #BIT7,@BSR ;/TRY CLEARING BIT 7.  
CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.  
MOV @BSR,$BDDAT ;NOW READ IT BACK.  
BEQ 25 ;/IF ZERO-NO ERROR!
```

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 7.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

;;;*****> ERROR <*****

3161
3162
3163

006704 104005

ERROR 5

;/ERROR-CLOCK B STATUS REGISTER.
;/BIT 7 FAILED TO CLEAR.

;;;*****> ERROR <*****

3167
3168

006706

25:

3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280

007102 000004
007104 012737 000100 001164
007112 005077 172214
007116 052777 000020 172206
007124 012737 000020 001124
007132 017737 172174 001126
007140 023737 001124 001126
007146 001402

:/#

*TEST 54 *TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
*
*CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*

```
TST54:  SCOPE  
        MOV    #100,$TIMES          ;;DO 100 ITERATIONS  
        CLR    @BSR                ;;CLEAR THE STATUS REGISTER.  
        BIS    #BIT4,@BSR          ;;SET BIT 4.  
        MOV    #BIT4,$GDDAT        ;;SET FOR ERROR TYPEOUT S/B.  
        MOV    @BSR,$BDDAT         ;;READ THE STATUS REGISTER.  
        CMP    $GDDAT,$BDDAT       ;;DID BIT 4 AND ONLY BIT 4 SET?  
        BEQ    1$                  ;;IF SO-LETS TRY CLEARING IT.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3284
3285
3286

007150 104005

ERROR 5

;/ERROR CLOCK BS STATUS REGISTER.
;/BIT 4 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3290
3291
3292
3293
3294
3295

007152 000412
007154 042777 000020 172150 1\$:
007162 005037 001124
007166 017737 172140 001126
007174 001401

```
BR    2$  
BIC   #BIT4,@BSR  
CLR   $GDDAT  
MOV   @BSR,$BDDAT  
BEQ   2$
```

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 4.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3299
3300
3301

007176 104005

ERROR 5

;/ERROR-CLOCK B STATUS REGISTER.
;/BIT 4 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3305 007200
3306

2\$:

3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372

007276 000004
007300 012737 000100 001164
007306 005077 172020
007312 052777 000004 172012
007320 012737 000004 001124
007326 017737 172000 001126
007334 023737 001124 001126
007342 001402

```
;/#
*****
*TEST 56 *TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
*
*CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*****
```

```
ST56: SCOPE
MOV #100,STIMES ;;DO 100 ITERATIONS
CLR #BSR ;;CLEAR THE STATUS REGISTER.
BIS #BIT2,BSR ;;SET BIT 2.
MOV #BIT2,$GDDAT ;;SET FOR ERROR TYPEOUT S/B.
MOV #BSR,$BDDAT ;;READ THE STATUS REGISTER.
CMP $GDDAT,$BDDAT ;;DID BIT 2 AND ONLY BIT 2 SET?
BEQ IS ;;IF SO-LETS TRY CLEARING IT.
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3376
3377
3378

007344 104005

ERROR 5 ;/ERROR CLOCK BS STATUS REGISTER.
;/BIT 2 FAILED TO BIT SET.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3382
3383
3384
3385
3386
3387

007346 000412
007350 042777 000004 171754 1S:
007355 005037 001124
007362 017737 171744 001126
007370 001401

```
BR 2S ;/BR TO END SUBTEST.
BIC #BIT2,BSR ;;TRY CLEARING BIT 2.
CLR $GDDAT ;;CLEAR S/B FOR TYPEOUT IF ANY.
MOV #BSR,$BDDAT ;;NOW READ IT BACK.
BEQ 2S ;;IF ZERO-NO ERROR!
```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3391
3392
3393

007372 104005

ERROR 5 ;/ERROR-CLOCK B STATUS REGISTER.
;/BIT 2 FAILED TO CLEAR.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3397
3398

007374

2S:

3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418

007374 000004
007376 012737 000100 001164
007404 005077 171722
007410 052777 000002 171714
007416 012737 000002 001124
007424 017737 171702 001126
007432 023737 001124 001126
007440 001402

```
;/#
*****
: : *TEST 57 *TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
: : *
: : *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
: : *F/FS OR GATES
: : *
: : * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
: : *
: : *****
TS57: SCOPE
MOV #100,SIMES ;:DO 100 ITERATIONS
CLR @BSR ;:CLEAR THE STATUS REGISTER.
BIS @BIT1,@BSR ;:SET BIT 1.
MOV @BIT1,$GDDAT ;:SET FOR ERROR TYPEOUT S/B.
MOV @BSR,$BDDAT ;:READ THE STATUS REGISTER.
CMP $GDDAT,$BDDAT ;:DID BIT 1 AND ONLY BIT 1 SET?
BEQ IS ;:IF SO-LETS TRY CLEARING IT.
```

:::SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3422
3423
3424

007442 104005

ERROR 5

;:ERROR CLOCK BS STATUS REGISTER.
;/BIT 1 FAILED TO BIT SET.

:::SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3428
3429
3430
3431
3432
3433

007444 000412
007446 042777 000002 171656 1S:
007454 005037 001124
007460 017737 171646 001126
007466 001401

BR 2S
BIC @BIT1,@BSR
CLR \$GDDAT
MOV @BSR,\$BDDAT
BEQ 2S

;:BR TO END SUBTEST.
;/TRY CLEARING BIT 1.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

:::SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3437
3438
3439

007470 104005

ERROR 5

;:ERROR-CLOCK B STATUS REGISTER.
;/BIT 1 FAILED TO CLEAR.

:::SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

3443
3444

007472

2S:

3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464

007472 000004
007474 012737 000100 001164
007502 005077 171624
007506 052777 000001 171616
007514 012737 000001 001124
007522 017737 171604 001126
007530 023737 001124 001126
007536 001402

;/#
:*****
*TEST 60 *TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
*
*CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*

↑ST60: SCOPE
MOV #100,STIMES ;DO 100 ITERATIONS
CLR 2BSR ;CLEAR THE STATUS REGISTER.
BIS #BIT0,2BSR ;SET BIT 0.
MOV #BIT0,\$GDDAT ;SET FOR ERROR TYPEOUT S/B.
MOV 2BSR,\$BDDAT ;READ THE STATUS REGISTER.
CMP \$GDDAT,\$BDDAT ;DID BIT 0 AND ONLY BIT 0 SET?
BEQ 1\$;IF 0-LETS TRY CLEARING IT.

:::*****> ERROR <<*****

3468
3469
3470

007540 104005

ERROR 5

;/ERROR CLOCK BS STATUS REGISTER.
;/BIT 0 FAILED TO BIT SET.

:::*****> ERROR <<*****

3474
3475
3476
3477
3478
3479

007542 000412
007544 042777 000001 171560 1\$:
007552 005037 001124
007556 017737 171550 001126
007564 001401

BR 2\$
BIC #BIT0,2BSR
CLR \$GDDAT
MOV 2BSR,\$BDDAT
BEQ 2\$

;/BR TO END SUBTEST.
;/TRY CLEARING BIT 0.
;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;/IF ZERO-NO ERROR!

:::*****> ERROR <<*****

3483
3484
3485

007566 104005

ERROR 5

;/ERROR-CLOCK B STATUS REGISTER.
;/BIT 0 FAILED TO CLEAR.

:::*****> ERROR <<*****

3489 007570

2\$:


```

3973
3974
3975
3976
3977
3978 010704 000004
3979 010706 012737 000050 001164
3980
3981 010714 005077 170412
3982 010720 112777 137677 170404
3983
3984
3985
3986
3987 010726 017737 170400 001126
3988
3989 010734 013737 001126 001124
3990 010742 105037 001125
3991
3992 010746 105737 001127
3993
3994 010752 001401
3995
3996

```

```

: *
: *FOR HIGH BYTE CO=H; C1=L; ADD=L GIVING "LD STAT A HI" H
: * AND NOT "LD STAT LO" H
: *
: *****
TST73: SCOPE
MOV #50, $TIMES ;; DO 50 ITERATIONS
CLR @BSR ; MAKE SURE THE STATUS REGISTER IS CLEAR
MOVB #137677, @BSR ; TRY WRITING ALL BITS IN THE
; STATUS REGISTER. LOGIC SHOULD PREVENT
; FROM BEING WRITTEN INTO BECAUSE
; WE ARE USING A DATOB INSTRUCTION.
MOV @BSR, $BDDAT ; NOW EXAMINE THE
; STATUS REGISTER
MOV $BDDAT, $GDDAT ; FIX $GDDAT FOR ERROR TYPEOUT IF
CLR $GDDAT+1 ; ANY ERROR HAS OCCURRED, UPPER BYTE CLEARED.
TSTB $BDDAT+1 ; ARE ANY BITS IN THE UPPER BYTE
; OF THE STATUS REGISTER SET?
BEQ IS ; BRANCH NEXT TEST IF UPPER BYTE=0

```

::: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4000 010754 104005 ERROR 5 ; ERROR - WROTE INTO UPPER BYTE OF
4001 ; CLOCK B'S STATUS WHEN
4002 ; DOING A DATOB TO THE LOW BYTE.
4003
4004

```

::: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS > ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4008 010756 IS:
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028 010756 000004

```

```

: *****
: *TEST 74 *TEST THE HIGH BYTE OPERATION OF B'S STATUS REGISTER
: *
: *WE CAN SUCCESSFULLY WRITE EVERY BIT IN STATUS REG B
: *NOW LETS CHECK THE BYTE OPERATION OF THIS REGISTER.
: *
: *FOR LOW BYTE CO=H; C1=L; ADD=H GIVEING "LD STAT B LO" H
: * AND NOT "LD STAT B HI" H
: *
: *FOR HIGH BYTE CO=H; C1=L; ADD=L GIVING "LD STAT B HI" H
: * AND NOT "LD STAT LO" H
: *
: * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 PER PASS
: *
: *****
TST74: SCOPE

```



```
4143 011146 IS:
4144
4145 ;:*****
4146 ;*TEST 77 *TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN
4147
4148 ;*
4149 ;*CLOCK A COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
4150 ;*F/FS OR GATES
4151 ;*
4152 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
4153 ;*
4154 ;*
4155
4156 ;:*****
4157 011146 000004 ;*ST77: SCOPE
4158 011150 012737 000050 001164 MOV #50,$TIMES ;;DO 50 ITERATIONS
4159
4160 011156 005077 170142 CLR QASR ;SELECT MODE 0.
4161 011162 012777 052525 170136 MOV #052525,QABR ;LOAD THE BUFFER REGISTER WITH
4162 ;PATTERN 052525. IT WILL BE
4163 ;TRANSFERRED TO THE COUNT REGISTER
4164 ;SINCE THIS IS MODE 0.
4165
4166 011170 012737 052525 001124 MOV #052525,$GDDAT ;SET EXPECTED TO PATTERN IN CASE OF
4167 ;NEED OF ERROR TIMEOUT.
4168 011176 017737 170126 001126 MOV QACR,$BDDAT ;READ THE COUNT REGISTER
4169
4170 011204 023737 001124 001126 CMP $GDDAT,$BDDAT ;DID ALL THE BITS AND NO OTHER BITS
4171 ;COME THROUGH?
4172 011212 001401 BEQ IS ;BR IF YES TO NEXT TEST.
4173
4174 ;:*****
4175 ;:*****
4176 ;:*****
4177 ;:*****
4178 011214 104004 ERROR 4 ;DATA ERROR CLOCK A + PATTERN "052525"
4179 ;FAILED TO TRANSFER PROPERLY BETWEEN
4180 ;BUFFER AND COUNT REGISTERS.
4181
4182 ;:*****
4183 ;:*****
4184 ;:*****
4185 ;:*****
4186 011216 IS:
4187
4188 ;:*****
4189 ;*TEST 100 *TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR
4190
4191 ;*
4192 ;*CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
4193 ;*F/FS OR GATES
4194 ;*
4195 ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
4196
```

```

4197
4198
4199
4200
4201 011216 000004
4202 011220 012737 000002 001164
4203
4204 011226 005077 170100
4205 011232 005077 170076
4206
4207
4208
4209 011236 005037 001124
4210 011242 017737 170070 001126
4211 011250 001401
4212
4213

```

***ST100: SCOPE
MOV #2,STIMES ;;DO 2 ITERATIONS
CLR @BSR ;SELECT MODE 0.
CLR @BBR ;CLEAR THE BUFFER REGISTER. BUFFER REGISTER WILL BE TRANSFERRED TO COUNT REGISTER SINCE THIS IS MODE 0.
CLR @GDDAT ;EXPECT TO READ BACK ALL 0'S.
MOV @BCR,@BDDAT ;READ THE COUNT REGISTER - IT SHOULD BE CLEAR.
BEQ IS ;BR IF YES TO NEXT TEST

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4217 011252 104007
4218
4219
4220

```

ERROR 7 ;ERROR - CLOCK B'S COUNTER REGISTER NOT CLEAR.
::~SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4224 011254
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247

```

```

IS:
***
*TEST 101 *TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN
*
*CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
***ST101: SCOPE
MOV #100,STIMES ;;DO 100 ITERATIONS
CLR @BSR ;SELECT MODE 0.
MOV #125,@BBR ;LOAD THE BUFFER REGISTER WITH PATTERN 125. IT WILL BE TRANSFERRED TO THE COUNT REGISTER SINCE THIS IS MODE 0.
MOV #125,@GDDAT ;SET EXPECTED TO PATTERN IN CASE OF NEED OF ERROR TYPEOUT.
MOV @BCR,@BDDAT ;READ THE COUNT REGISTER
CMP @GDDAT,@BDDAT ;DID ALL THE BITS AND NO OTHER BITS

```

```

4239 011254 000004
4240 011256 012737 000100 001164
4241
4242 011264 005077 170042
4243 011270 012777 000125 170036
4244
4245
4246
4247
4248 011276 012737 000125 001124
4249
4250 011304 017737 170026 001126
4251
4252 011312 023737 001124 001126

```


K08

MAINDEC-11-DZKWK-P
DZKWK.CMB T105

MACY11 27(732) 26-OCT-76 10:49 PAGE 101
*TEST THAT INIT CLEARS STATUS REGISTER B

4414

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

4418 011526

15:

*INDEC-11-DZKWA-A
DZKWA.CMB

```

4587
4588
4589
4590 011736 005077 167362 1S: CLR 2ASR
4591 011742 013777 001124 167356 MOV SGDDAT,2ABR
4592
4593
4594
4595
4596 011750 012777 000015 167346 MOV #15,2ASR
4597
4598 011756 052777 010000 167340 2S: BIS #BIT12,2ASR
4599
4600
4601 011764 005237 001124 INC SGDDAT
4602
4603
4604 011770 017737 167334 001126 MOV 2ACR,SBDDAT
4605
4606 011776 023737 001126 001124 CMP SBDDAT,SGDDAT
4607 012004 001402 BEQ 3S
4608
4609

```

```

;NOTE: A VALUE OTHER THAN ZERO MAY BE
;PATCHED IN HERE IN ORDER THAT A COUNT
;MAY BE STARTED HIGHER.
;DISABLE CLOCK A.
;LOAD THE COUNTER BUFFER WITH VALUE.
;"1S" IS THE LOOP BACK POINT ON
;"LOOP ON TEST" (SW14=1) FEATURE. NORMAL
;LOOP BACK POINT WILL BE "2S".

```

```

;ENABLE COUNTER TO COUNT. SELECTED:
;MODE 0, RATE "STP1"
;GENERATE A MAINTENANCE "STP1". THIS
;SHOULD CAUSE THE CLOCK TO INCREMENT
;ONE VALUE.
;SGDDAT IS USED TO KEEP TRACK OF THE
;VALUE THE CLOCK SHOULD COUNT TO.

;READ THE CLOCKS COUNT REGISTER.

;DID COUNT OCCUR CORRECTLY?
;IF YES - BR TO "3S".

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4613 012006 104011 ERROR 11
4614
4615
4616

```

```

;ERROR - CLOCK A FAILED TO UPCOUNT
;CORRECTLY USING MODE 0 - RATE "STP1".

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4620 012010 000403 BR 4S
4621 012012 005737 001124 3S: TST SGDDAT
4622 012016 001410 BEQ 5S
4623
4624 012020 032777 040000 167110 4S: BIT #BIT14,2SWR
4625 012026 001753 BEQ 2S
4626 012030 162737 000001 001124 SUB #1,SGDDAT
4627 012036 000737 BR 1S
4628
4629 012040 5S:
4630

```

```

;DID WE ACHIEVE OVERFLOW TO ZERO YET?
;IF YES - BR NEXT TEST

;LOOP CURRENT COUNT?
;BR IF NO TO NEXT COUNT UPDATE.
;IF YES - DECREMENT EXPECTED AND RELOAD.
;GOTO RELOAD POINT.

;END SUBTEST

```

```

.SBTTL *
.SBTTL * PHASE 3 CLOCK A COUNT FUNCTION TESTS
.SBTTL *

```

```

;*****
;TEST 113 *TEST THAT CLOCK A OVERFLOW WILL OCCUR
;
;NOW WE'LL TRY AND GENERATE "A OVERFLOW L"
;WHICH SETS B005. WE'LL DO IT BY PRESETTING THE BUFFER
;AT 177777 AND GENERATE A MAINTENANCE STP1. WE ALREADY
;KNOW MAINTENANCE STP1'S WILL ADVANCE THE COUNTER.

```

```

4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642

```


M3INDEC-11-DZKWK-A
DZKWK.CMB T114

MACY11 27(732) 26-OCT-76 10:49 PAGE 108
*TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F

4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770

;/#

*TEST 115 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
*IN RATE: 1MHZ PART 1
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*

```
TST115: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR @ASR ;/MAKE SURE CLOCK IS CLEAR.
CLR @ABR ;/CLEAR THE BUFFER.
MOV #1, @ASR ;/SELECT: MODE 0, RATE 1MHZ ; GO.
CLR R0 ;/NOW WE'LL DO A LITTLE DELAY: THIS DELAY
IS: INC R0 ;/WILL AMOUNT TO 369MS ON A PDP-11/20
BNE IS
TST @ACR ;/DID COUNTER INCREMENT AT ALL?
BNE $S ;/IF YES - BR NEXT TEST.
BIT @BIT05, @ASR ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.
; /AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
; /F/F HAD SET.
BNE $S ;/BR IF YES NEXT TEST.
```

;;; \$ > ERROR << \$

4774 012246 104012 ERROR 12 ;/ERROR CLOCK A COUNTER FAILED TO
4775 ;/COUNT RATE: 1MHZ.
4776

;;; \$ > ERROR << \$

4780 012250 2\$:

4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949 012530 000004
4950 012532 012737 000020 001164
4951
4952 012540 005077 166560
4953 012544 005077 166556
4954 012550 012777 000017 166546
4955 012556 005000
4956 012560 005200
4957 012562 001376
4958 012564 005777 166540
4959 012570 001005
4960
4961 012572 032777 000040 166524
4962
4963
4964 012600 001001
4965

```
;/#  
:*****  
*TEST 122 *TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1  
*  
*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT  
*IN RATE: LINE-FREQ PART 1  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"  
*  
:*****
```

```
†ST122: SCOPE  
MOV #20,$TIMES ;;DO 20 ITERATIONS  
CLR JASR ;/MAKE SURE CLOCK IS CLEAR.  
CLR JABR ;/CLEAR THE BUFFER.  
MOV #1:16,JASR ;/SELECT: MODE 0, RATE LINE-FREQ : GO.  
CLR RO ;/NOW WE'LL DO A LITTLE DELAY: THIS DELAY  
INC RO ;/WILL AMOUNT TO 369MS ON A PDP-11/20  
BNE 1$  
TST JACR ;/DID COUNTER INCREMENT AT ALL?  
BNE 2$ ;/IF YES - BR NEXT TEST.  
BIT #BIT05,JASR ;/COUNTER MAY HAVE HAD TIME TO OVERFLOW.  
; /AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"  
; /F/F HAD SET.  
BNE 2$ ;/BR IF YES NEXT TEST.
```

;;; \$> ERROR << \$

4969 012602 104012 ERROR 12 ;/ERROR CLOCK A COUNTER FAILED TO
4970 ;/COUNT RATE: LINE-FREQ.
4971

;;; \$> ERROR << \$

4975 012604
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989 012604 000004
4990 012606 012737 000050 001164
4991
4992 012614 005077 166504

```
2$:  
:*****  
*TEST 123 *TEST THAT CLOCK A DOESN'T COUNT WHEN NO RATE IS SELECTED  
*  
*WE KNOW THAT CLOCK A COUNTS AT ALL  
*ITS RATES, SO LETS BE SURE IT DOESNT  
*COUNT WHEN NO RATE IS SELECTED. ON  
*ERROR SUSPECT DUAL RATE SELECTION.  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"  
*  
:*****
```

```
†ST123: SCOPE  
MOV #50,$TIMES ;;DO 50 ITERATIONS  
CLR JASR ;/CLEAR CLOCK A.
```


5049 012712 001401 BEQ 1\$;BR IF NO - NEXT TEST.
5050

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5054 012714 104012 ERROR 12 ;ERROR CLOCK A BUFFER TO CCJNT REG TRANSFER
5055 ;OCCURRED EVEN THOUGH THE "ENB CNTR A" F/F
5056 ;WAS SET.
5057

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5061 012716 1\$:

5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075 012716 000004
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085

*TEST 125 *TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
*
*NOW WE'RE GOING TO SEE IF "A OVERFLOW" H WHEN GENERATED
*BY CAUSING AN OVERFLOW DOESN'T CLEAR THE "ENB CNTR A" F/F
*WHEN IN MODE 1. IF F/F GETS CLEARED SUSPECT SIGNAL "MODE 0" H.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*

†ST125: SCOPE

5077 012720 005077 166400 CLR QASR ;MAKE SURE CLOCK A IS CLEAR.
5078 012724 012777 177777 166374 MOV #177777,QABR ;SET BUFFER + COUNT REG. TO -1 FROM OVERFLOW
5079 012732 012777 000415 166364 MOV #415,QASR ;SET: MODE 1; RATE STP1; GO.
5080 012740 052777 010000 166356 BIS #BIT12,QASR ;CAUSE A MAINTENANCE STP4. CLOCK 1
5081 ;SHOULD OVERFLOW - BUT THIS OVERFLOW SHOULD
5082 ;NOT CLEAR "ENB CNTR A" F/F.
5083 012746 032777 000001 166350 BIT #BIT00,QASR ;DID BIT00. "ENB CNTR A" F/F GET CLEARED?
5084 012754 001001 BNE 1\$;BR IF NO TO NEXT TEST.
5085

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5089 012756 104012 ERROR 12 ;ERROR MODE 1 OPERATION "ENB CNTR A" F/F
5090 ;WAS CLEARED ON OVERFLOW.
5091

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5095 012760 1\$:

5096
5097
5098
5099
5100
5101
5102
5103
5104

*TEST 126 *TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE
*
*THIS WILL BE THE FIRST TIME WE'VE DONE A MODE 2 OPERATION
*ON CLOCK A. THE FUNCTION OF THIS TEST WILL BE TO MAKE
*SURE A BUFFER TO COUNT REGISTER DOESN'T TAKE PLACE ON OVERFLOW
*THE COMBO THAT GAVE US BUFFER TO COUNT REG ON OVERFLOW BEFORE

MAINDEC-11-DZKWK-A
DZKWK.CMB T126

MACY11 27(732) 26-OCT-76 10:49 PAGE 116
*TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE 2 OVERFLOW

```

5105 ;*IS ["MODE A1 (0)" H + "A RELOAD" H]. WE'LL STILL BE GENERATING
5106 ;*
5107 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
5108 ;*
5109 ;* "A RELOAD" H BUT SHOULD NOT GET. "MODE A1 (0)" H AS THIS IS MODE 2.
5110 ;*
5111 ;* *****
5112 012760 000004 †ST126: SCOPE
5113
5114 012762 005077 166336 CLR @ASR ; MAKE SURE CLOCK A IS CLEAR.
5115 012766 012777 177777 166332 MOV #177777,@ABR ; SET BUFFER + COUNT REG TO -1 FROM OVERFLOW.
5116 012774 012777 001015 166322 MOV #1015,@ASR ; SET: MODE 2; RATE STP1; GO.
5117 013002 052777 010000 166314 BIS #BIT12,@ASR ; CAUSE A MAINTENANCE STP1 - CLOCK ONCE.
5118 ; THIS SHOULD CAUSE AN OVERFLOW AND LEAVE
5119 ; THE COUNT REGISTER CLEAR AS A
5120 ; BUFFER TO COUNT REG. SHOULDN'T OCCUR.
5121 013010 005777 166314 TST @ACR ; IS THE COUNT REG. CLEAR?
5122 013014 001401 BEQ IS ; BR IF YES TO NEXT TEST.
5123

```

::: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5127 013016 104012 ERROR 12 ; ERROR THE CONTENTS OF THE BUFFER REG.
5128 ; GOT TRANSFERRED TO THE COUNT REG.
5129 ; (CLOCK A) ON OVERFLOW DOING A
5130 ; MODE 2 OPERATION.
5131
5132 ; THERE'S AN OUTSIDE CHANCE THAT THE
5133 ; COUNT REG. NEVER GOES TO ZERO ON
5134 ; AN OVERFLOW - THIS IS THE FIRST TIME
5135 ; THAT WE WERE ABLE TO LOOK AT IT ON
5136 ; OVERFLOW BECAUSE MODES 0 + 1 CAUSED
5137 ; THAT AUTOMATIC BUFFER TO COUNT REG.
5138

```

::: SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5142 013020 IS:
5143
5144
5145 ;* *****
5146 ;* TEST 127 *TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG
5147 ;*
5148 ;* NOW WE'LL SEE IF CAN GENERATE A "CNTR TO BUFF" H SIGNAL.
5149 ;* TO DETECT IT, WE'RE GOING TO DEPEND ON IT SETTING THE MODE FLAG.
5150 ;* CLOCK A CSR BIT07. ["MODE A1 (0)" H + "ST2 (1)" H] + "TPO" L="CNTR TO BUFF" H.
5151 ;* BEING IN MODE 2, SHOULD GIVE US "MODE A1 (1)" H. WELL GET ST2 (1) H
5152 ;* BY GENERATING A MAINTENANCE "ST2". TPO COMES FROM THE INTERNAL
5153 ;* CLOCK PAGE.
5154 ;*
5155 ;* PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
5156 ;*
5157 ;*
5158 ;* *****
5159 013020 000004 †ST127: SCOPE
5160

```

M INDEC-11-DZKWK-A MACY11 27(732) 26-OCT-76 10:49 PAGE 117
DZKWK.CMB T127 *TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG

5161 013022 005777 166304 TST QBSR ;GENERATE A SYNC PULSE
5162 013026 005077 166272 CLR QASR ;MAKE SURE CLOCK A'S STAT REG IS CLEAR.
5163 013032 012777 001000 166264 MOV #1000,QASR ;SET MODE 2.
5164 013040 052777 002000 166256 BIS #BIT10,QASR ;GENERATE MAINTENANCE ST2.
5165 ;THE COMBO OF MODE 2 + ST2 SHOULD
5166 ;GET "CNTR TO BUFF" H WHICH SHOULD
5167 ;SET "MODE FLG" F/F.
5168 013046 032777 000200 166250 BIT #BIT07,QASR ;DID IT SET?
5169 013054 001001 BNE IS ;IF YES-BR TO NEXT TEST.
5170

;;; \$>> ERROR << \$

5174 013056 104012 ERROR 12 ;ERROR - MODE 2 + ST2 DID NOT SET MODE FL.
5175

;;; \$>> ERROR << \$

5179 013060 15:

5180
5181
5182 ;*****
5183 ;*TEST 130 *TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
5184 ;*
5185 ;*NOW WE'LL SHOT THE WORKS - WE KNOW FROM THE PREVIOUS TEST WE
5186 ;*CAN GENERATE "CNTR TO BUFF" H FROM MODE 2 + MAINTENANCE ST2, NOW
5187 ;*WE WILL TRY AND GENERATE A TRANSFER BETWEEN THE COUNTER AND BUFFER
5188 ;*USING A CB PAT PATTERN.
5189 ;*IF NO DATA PATTERN GETS TRANSFERRED, SUSPECT SIG "LD BUFFER"
5190 ;*TO BE STUCK LOW AT THE MUX INPUT FOR THE BUFFER OR
5191 ;*"CNTR TO BUFF" H NOT GETTING THROUGH TO THE LOAD INPUTS OF THE
5192 ;*BUFFER REGISTER.
5193 ;*IF JUST ONE OR A FEW BITS GETS MESSED UP ON THE XFERR-
5194 ;*SUSPECT THE RESPECTIVE MUX OR ETCH BETWEEN THE COUNT REG
5195 ;*AND MUX. GOOD LUCK.
5196 ;*
5197 ;* PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
5198 ;*
5199 ;*

5200 ;*****
5201 013060 000004 †ST130: SCOPE
5202

5203 013062 005777 166244 TST QBSR ;GENERATE A SYNC PULSE
5204 013066 005077 166232 CLR QASR ;MAKE SURE CLOCK A IS CLEAR.
5205 013072 012777 052525 166226 MOV #052525,QABR ;PUT PATTERN 052525 INTO BUFFER REG.
5206 ;IT SHOULD GET XFERRED TO COUNT REG.
5207 013100 012777 001001 166216 MOV #1001,QASR ;SELECT: MODE 2, ENABLE.
5208 013106 005077 166214 CLR QABR
5209 013112 052777 002000 166204 BIS #BIT10,QASR ;NOW GENERATE A MAINTENANCE ST2.
5210 013120 012737 052525 001124 MOV #052525,\$GDDAT ;RECORD \$GDDAT (PATTERN) IN CASE WE
5211 ;NEED TO TYPE OUT AN ERROR.
5212 013126 017737 166174 001126 MOV QABR,\$BDDAT ;NOW READ BACK THE BUFFER REG.
5213 013134 023737 001126 001124 CMP \$BDDAT,\$GDDAT ;WAS THE TRANSFER SUCCESSFUL?
5214 013142 001401 BEQ IS ;IF YES THEN BR TO NEXT TEST.
5215

;;; \$>> ERROR << \$

C10

MAINDEC-11-DZKWK-A
DZKWK.CMB *13:

MACY11 27.732) 26-OCT-76 10:49 PAGE 119
*TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS

```

5275 013234           1S:           P=P+1
5276           000012
5277
5278
5279
5280           ;*****
5281           ;*TEST 132      *TEST THAT A'S COUNT REG. IS CLEARED BY INIT
5282           ;*
5283           ;*HERE'S A QUICKY LITTLE TEST DESIGNED TO BE SURE THAT A'S
5284           ;*COUNT REGISTER CAN BE CLEARED BY INIT.
5285           ;*****
5286 013234 000004      ST132: SCOPE
5287 013236 012737 000005 001164      MOV     #5,STIMES      ;;DO 5 ITERATIONS
5288
5289 013244 005077 166054      CLR     @ASR           ;MAKE SURE CLOCK A IS CLEAR.
5290 013250 012777 177777 166050      MOV     @177777,@ABR  ;LOAD ALL ONE'S INTO BUFF +
5291                                     ;COUNT REG.
5292 013256 005037 001124      CLR     @GDDAT        ;FIX @GDDAT FOR ERROR TYPE OUT - IF ANY.
5293
5294 013262 000005      RESET
5295                                     ;SYSTEM INITIALIZE - SHOULD CLEAR
5296 013264 017737 166040 001126      MOV     @ACR,@BDDAT   ;COUNT REG.
5297 013272 001401      BEQ     1$           ;READ COUNT REG. - SHOULD BE CLEAR.
5298                                     ;IF YES - BR NEXT TEST.

      ;;*****> ERROR <*****

5302 013274 104004      ERROR 4
5303                                     ;ERROR - SYS. INIT. FAILED TO CLEAR
5304                                     ;COUNT REG.

      ;;*****> ERROR <*****

5308 013276           1S:
5309
5310
5311           ;*****
5312           ;*TEST 133      *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENER
5313           ;*
5314           ;*THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
5315           ;*REGISTER IN MODE 1 WHEN AN STP2 IS GENERATED.
5316           ;*
5317           ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
5318           ;*
5319           ;*****
5320           ;*****
5321 013276 000004      ST133: SCOPE
5322
5323 013300 005077 166020      CLR     @ASR           ;MAKE SURE CLOCK A IS CLEAR.
5324 013304 012777 177777 166014      MOV     @177777,@ABR  ;LOAD ALL ONES INTO BUFFER COUNT REGS.
5325 013312 012777 000200 166004      MOV     #200,@ASR    ;SET MODE 1.
5326 013320 052777 002000 165776      BIS     @BIT10,@ASR   ;GENERATE A MAINTENANCE STP2.
5327 013326 005777      TST     @ACR           ;SEE IF IT CLEARED COUNT REG.
5328 013332 001001      BNE     1$           ;BR IF NO - NEXT TEST.

```

5329

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5333
5334
5335
5336

013234 104012 ERROR 12 ;ERROR CLOCK A MODE 1 + STP2 CLEARED COUNT REG.
;TO SCOPE FIND OUT WHAT IS GENERATING
;SIGNAL ON CLR INPUT OF COUNT REG.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360

013336 IS:

*TEST 134 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENER
*
*THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
*REGISTER IN MODE 2 WHEN AN STP2 IS GENERATED.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"

013336 000004
013340 005077 165760
013344 012777 177777 165754
013352 012777 001000 165744
013360 052777 002000 165736
013366 005777 165736
013372 001001

IST134: SCOPE
CLR @ASR ;MAKE SURE CLOCK A IS CLEAR.
MOV @177777,@ABR ;LOAD ALL ONES INTO BUFFER COUNT REGS.
MOV @1000,@ASR ;SET MODE 2.
BIS @BIT10,@ASR ;GENERATE A MAINTENANCE STP2.
TST @ACR ;SEE IF IT CLEARED COUNT REG.
BNE IS ;BR IF NO - NEXT TEST.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5364
5365
5366
5367

013374 104012 ERROR 12 ;ERROR CLOCK A MODE 2 + STP2 CLEARED COUNT REG.
;TO SCOPE FIND OUT WHAT IS GENERATING
;SIGNAL ON CLR INPUT OF COUNT REG.

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384

013376 IS:

*TEST 135 *TEST THAT MODE 3 + "STP2" CLEARS A'S COUNT REGISTER.
*
*IN THIS TEST WE'LL DO A MODE 3 FOR THE FIRST TIME.
*MODE 3 + "STP2" SHOULD CLEAR THE COUNT REGISTER.
*WE KNOW FROM A PREVIOUS TEST THAT "INIT" L WAS ABLE TO
*CLEAR THE REG. AND ALSO THAT WE CAN GENERATE AN "STP2" H.
*MODE A0 (1) H + "MODE A1 (1) H + "STP2" H = CLEARING SIGNAL.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"

F10

MAINDEC-11-DZKWK-A
DZKWK.CMB T136

MACY11 27(732) 26-OCT-76 10:49 PAGE 122
*TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER

```

5441                                     ;2. COUNTER OVERFLOWED - "A OVERFLOW" L
5442                                     ;3. MODE 0 + "A OVERFLOW" L + "A AUTO INC (1)" H
5443                                     ;   DOWN COUNTED THE BUFFER.
5444                                     ;4. "A OVERFLOW" L GOES THROUGH ONE SHOT DELAY
5445                                     ;   TO GIVE "A RELOAD" H
5446                                     ;5. "A RELOAD" H CAUSES A BUFFER TO COUNTER
5447                                     ;   RELOAD.
5448
5449                                     ;PART 1 DID BUFFER GET DECREMENTED?
5450
5451   013474   012737   177776   001124   MOV   #177776,SGDDAT   ;SET FOR ERROR TYPEOUT IF ANY.
5452   013502   017737   165620   001126   MOV   QABR,SBDDAT    ;READ THE RESULTS OF THE BUFFER.
5453   013510   023727   001126   177776   CMP   SBDDAT,#177776 ;DID BUFFER DECREMENT TO 177776?
5454   013516   001402                BEQ   15              ;BR IF YES TO PART 2
5455
5456       ;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS
5457
5458   013520   104012                ERROR   12             ;ERROR-CLOCK A. AFTER AN OVERFLOW
5459                                         ;WITH AUTO INC ENABLED MODE 0, THE
5460                                         ;BUFFER REGISTER FAILED TO DOWN COUNT
5461                                         ;SEE ABOVE COMMENTS FOR SEQUENCE
5462                                         ;OF EVENTS.
5463   013522   000410                BR      25             ;IF ERROR ONLY LOOP ON PART 1.
5464
5465       ;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS
5466
5467
5468       15:     ;PART 2 DID NEW COUNT GET TRANSFERRED TO COUNT REGISTER?
5469
5470   013524   017737   165600   001126   MOV   QACR,SBDDAT    ;READ THE COUNT REGISTER
5471   013532   023727   001126   177776   CMP   SBDDAT,#177776 ;DID NEW VALUE OF THE BUFFER
5472                                         ;REGISTER GET PROPERLY LOADED INTO
5473                                         ;THE COUNT REGISTER?
5474   013540   001401                BEQ   25              ;BR IF YES - NEXT TEST.
5475
5476       ;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS
5477
5478
5479   013542   104012                ERROR   12             ;ERROR CLOCK A. NEW CONTENTS OF
5480                                         ;BUFFER REGISTER FAILED TO BE PROPERLY
5481                                         ;LOADED INTO COUNT REGISTER AFTER
5482                                         ;AUTO DECREMENT.
5483                                         ;SEE ABOVE COMMENTS FOR SEQUENCE OF EVENTS.
5484
5485       ;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS
5486
5487
5488   013544   005077   165562       25:    CLR   QBSR      ;CLEAR AUTO INC OPTION.
5489
5490       ;*****
5491       ;*TEST 137      *TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED
5492       ;*
5493       ;*FOR THIS TEST, WE'LL TRY DISABLING THE 1 MHZ CLOCK. TO DO THIS,
5494       ;*WE'LL SET THE "DISABLE OSC 1 MHZ" BIT 11 IN CLOCK B SR. THEN
5495       ;*COUNTED OR OVERFLOWED, IF SO ERROR.
5496

```

5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519

013550	000004		
013552	012737	000100	001164
013560	005077	165540	
013564	012777	004000	165540
013572	005077	165530	
013576	012777	000003	165520
013604	005000		
013606	105200		
013610	100376		
013612	005777	165512	
013616	001003		
013620	105777	165500	
013624	100001		

```

; *THE UNKNOWN THING HERE IS BIT 11 SETTING THE DISABLE F/F THAT
; *GATES WITH THE 1 MHZ FREQ TO PRODUCE "A 1 MHZ CLK" L
; *
; * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
; *
; *****
TST137: SCOPE
MOV #100, $TIMES ;;DO 100 ITERATIONS

CLR @ASR ;CLEAR CLOCK A.
MOV #BIT11, @BSR ;SET THE "DISABLE OSC 1 MHZ" F/F.
CLR @ABR ;CLEAR THE BUFFER + COUNT REGS.
MOV #3, @ASR ;START CLOCK: RATE 1 MHZ, MODE 0, GO.
CLR RO ;SHORT DELAY. WE ALLOW THIS DELAY TO
;OCUR. IF THE 1 MHZ CLOCK IS DISABLED
;NO CLOCKING OF CLOCK A WILL OCCUR.
INCB RO ;SEE SOMETHING IN THE COUNT REGISTERS
OR R0, @BSR ;OR THE OVERFLOW BIT SET.
;DOES COUNT REG HAVE ANYTHING IN IT?
BNE $S ;YES - REPORT ERROR!
TSTB @ASR ;DID OVERFLOW OCCUR?
BPL $S ;NO - BR NEXT TEST - NO ERROR.

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5523
5524
5525

013626	104012		
--------	--------	--	--

```

25: ERROR 12 ;ERROR - UNABLE TO DISABLE 1 MHZ CLK
;USING "DISABLE OSC 1 MHZ" F/F

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5529

013630	005077	165470	
--------	--------	--------	--

```

35: CLR @ASR ;CLEAR CLOCK A.

```



```

5586 ;*TEST 141      *TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW
5587 ;*
5588 ;*LAST TEST WE FOUND OUT WE COULD ADVANCE CLOCK A'S COUNTER,
5589 ;*SO IN THIS TEST WE'RE GOING TO GO FROM 0-377 COUNTING.
5590 ;*WE'LL USE THE SAME PROCEDURE AS LAST TEST TO GENERATE "CLOCK B" L.
5591 ;*UNKNOWN IS THE ABILITY OF THE F/F'S TO PROPAGATE THEIR OVERFLOWS.
5592 ;*
5593 ;*IF IT IS DESIRE) TO START THIS TEST AT A VALUE OTHER THAN 0, CHANGE
5594 ;*THE SECOND INST. OF THIS TEST TO A VALUE TO BE LOADED INTO THE BUFFER
5595 ;*TO THAT VALUE DESIRED.
5596 ;*
5597 ;*
5598 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
5599 ;*
5600 ;*****
5601 013674 000004          ST141: SCOPE
5602 013676 012737 000001 001164      MOV      #1,$TIMES      ;;DO 1 ITERATION
5603
5604 013704 012737 000000 001124      MOV      #0,$GDDAT     ;START THE COUNTER FROM ZERO.
5605                                     ;NOTE: A VALUE OTHER THAN ZERO MAY BE
5606                                     ;PATCHED IN HERE IN ORDER THAT A COUNT
5607                                     ;MAY BE STARTED HIGHER.
5608
5609 013712 005077 165406          1$:   CLR      @ASR          ;DISABLE CLOCK A.
5610 013716 012777 004000 165406      MOV      #BIT11,@BSR   ;CLEAR CLOCK B, DISABLE 1 MHZ CLOCK A.
5611 013724 013777 001124 165402      MOV      $GDDAT,@BSR  ;LOAD VALUE INTO COUNT + BUFFER REGS.
5612                                     ;"1$" IS THE LOOP BACK POINT ON
5613                                     ;"LOOP ON TEST" (SW14=1) FEATURE. NORMAL
5614                                     ;LOOP BACK POINT WILL BE "2$".
5615
5616 013732 012777 004042 165372      MOV      #4042,@BSR   ;SELECT: "DISABLE OSC 1 MHZ"; "FEED B TO A";
5617                                     ;RATE 1 MHZ.
5618 013740 005277 165366          INC      @BSR          ;GO. ENABL MUST BE SET AFTER "FEED B TO A"
5619
5620 013744 052777 004000 165352      2$:   BIS      #BIT11,@ASR ;GENERATE A CLOCK PULSE.
5621                                     ;SHOULD CAUSE THE CLOCK TO
5622                                     ;INCREMENT ONCE.
5623 013752 005237 001124          INC      $GDDAT        ;$GDDAT IS USED TO KEEP TRACK OF THE
5624                                     ;VALUE THE CLOCK SHOULD COUNT TO.
5625
5626 013756 017737 165354 001126      MOV      @BCR,$BDDAT  ;READ THE CLOCK'S COUNT REGISTER.
5627
5628 013764 123737 001126 001124      CMPB    $BDDAT,$GDDAT ;DID THE COUNT OCCUR CORRECTLY?
5629 013772 001402          BEQ      3$            ;IF YES - BR "3$".
5630
5631
5632
5633
5634 013774 104015          ERROR    15            ;ERROR CLOCK B FAILED TO UPCOUNT
5635                                     ;CORRECTLY - SEE COMMENTS AT SUB-TEST
5636                                     ;HEADING FOR MORE DETAILS.
5637
5638
5639
5640
5641 013776 000403          BR       4$

```

```

5642
5643 014000 105737 001124    3$:   TSTB   %GDDAT   ; DID WE ACHIEVE OVERFLOW YET?
5644 014004 001410                BEQ   %S                ;
5645
5646 014006 032777 040000 165122 4$:   BIT    %BIT14,%JSWR   ; LOOP ON CURRENT COUNT?
5647 014014 001753                BEQ   %S                ; BR IF NO TO NEXT COUNT UPDATE.
5648 014016 162737 000001 001124  SUB   %1,%GDDAT        ; IF YES DECREMENT EXPECTED AND RELOAD.
5649 014024 000732                BR    %S                ; GO TO RELOAD POINT
5650
5651 014026                5$:                            ; END SUBTEST.
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667 014026 000004
5668
5669 014030 005077 165270        CLR   %ASR             ; CLEAR CLOCK A.
5670 014034 005077 165272        CLR   %BSR             ; CLEAR CLOCK B.
5671 014040 012777 000377 165266  MOV   %377,%BSR        ; SET COUNT AND BUFFER REGS.
5672 014046 012777 004042 165256  MOV   %4042,%BSR       ; SELECT "DISABLE OSC 1 MHZ"; "FEED B TO A";
5673                                     ; RATE 1 MHZ.
5674 014054 005277 165252        INC   %BSR             ; GO. ENABL MUST BE SET AFTER "FEED B TO A"
5675 014060 052777 004000 165236  BIS   %BIT11,%ASR      ; GENERATE A CLOCK PULSE.
5676
5677 014066 105777 165240        TSTB  %BSR             ; DID OVERFLOW FLAG SET?
5678 014072 100402                BMI   %S                ; BR IF YES TO "IS".
5679

```

```

*****
; *TEST 142      *TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
; *
; *NOW WE'LL TRY AND GENERATE "B OVERFLOW" L WHICH SETS BIT 07.
; *WE'LL DO IT BY PRESETTING THE BUFFER TO 377 AND GENERATING A "CLOCK B" L
; *WE ALREADY KNOW WE CAN ADVANCE THE COUNTER, WHAT WE
; *WANT TO SEE IS "B OVERFLOW" L COME OVER AND DIRECT SET
; *"OVERFLOW FL B" F/F (BIT 07 IN CSR).
; *
; * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
; *
; *****
; *ST142: SCOPE

```

;; SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5683 014074 104014          ERROR  14      ;ERROR CLOCK B "B OVERFL FLAG" (CSR BIT7)
5684                                     ;FAILED TO SET ON OVERFLOW.
5685

```

;; SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5689 014076 000405          BR    %S
5690 014100 022777 000377 165230 1$:  CMP   %377,%BSR        ; WAS COUNTER RELOAD AFTER OVERFLOW
5691                                     ; BR IF YES TO NEXT TEST.
5692 014106 001401          BEQ   %S
5693

```

;; SSSSSSSSSSSSSSSSSSSSSSSSSS> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5697 014110 104014          ERROR  14      ;ERROR CLOCK B COUNT REG. FAILED

```



```

5740                                     ;:*****
5741                                     ;*TEST 144      *TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED
5742                                     ;:*****
5743 014160 000004                         TST144: SCOPE
5744 014162 012737 000100 001164          MOV      #100,STIMES      ;;DO 100 ITERATIONS
5745
5746 014170 005077 165130                  CLR      @ASR          ;CLEAR CLOCK A.
5747 014174 005077 165132                  CLR      @BSR          ;CLEAR CLOCK B.
5748 014200 005077 165130                  CLR      @BBR          ;ZEROS TO BUFFER + COUNT REGS.
5749 014204 005277 165114                  INC      @ASR          ;ENABLE COUNTER TO COUNT - RATE - 0
5750                                     ;(NO RATE).
5751 014210 005000                          CLR      R0           ;DELAY FOR ANY COUNT THAT
5752 014212 105200                          1$: INCB   R0           ;COULD FALSELY OCCUR.
5753 014214 001376                          BNE     1$           ;THIS DELAY APPROX. 369 MS ON A
5754                                     ;PDP 11/20.
5755
5756 014216 005777 165106                  TST      @ACR          ;DID ANY COUNT OCCUR?
5757 014222 001401                          BEQ     2$           ;IF NO BR TO NEXT TEST.
5758

```

;;; \$> ERROR << \$

```

5762 014224 104014                          ERROR  14           ;ERROR - CLOCK B COUNTED WHEN ENABLED BUT
5763                                     ;NO RATE SELECTED. BETTER FIND OUT
5764                                     ;WHATS GENERATING "CLOCK B" L PULSES.
5765

```

;;; \$> ERROR << \$

```

5769 014226                          2$:
5770
5771

```


5814
5815
5816
5817
5818
5819
5820
5821
5822
5023
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845

014304 000004
014306 012737 000020 001164
014314 005077 165004
014320 005077 165006
014324 005077 165004
014330 012777 000005 164774
014336 005000
014340 005200
014342 001376
014344 005777 164766
014350 001004
014352 105777 164754
014356 100401

```
;/#  
*****  
*TEST 146 *TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1  
*  
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT  
*IN RATE: 100KHZ PART1  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"  
*  
*  
*****  
TST146: SCOPE  
MOV #20, $TIMES ;;DO 20 ITERATIONS  
CLR @ASR ;/CLEAR CLOCK A.  
CLR @BSR ;/CLEAR CLOCK B.  
CLR @BBR ;/CLEAR THE BUFFER + COUNT REGS.  
MOV #14, @BSR ;/SELECT: RATE: 100KHZ ; GO.  
  
1S: CLR R0 ;/NOW WE'LL DO A LITTLE DELAY.  
INC R0 ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.  
BNE 1S ;/ON A PDP-11/20.  
  
TST @BCR ;/DID COUNTER COUNT AT ALL?  
BNE 2S ;/BR IF YES - NEXT TEST.  
  
TSTB @BSR ;/COUNTER MIGHT HAVE HAD TIME TO  
; /COUNT TO OVERFLOW - SO WE'LL SEE IF  
; /THE OVERFLOW F/F SET BEFORE WE CRY WOLF.  
BRI 2S ;/BR IF SET - NEXT TEST.
```

;;; \$ >> ERROR << \$

5849 014360 104014 ERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5850 ;/AT 100KHZ RATE.
5851

;;; \$ >> ERROR << \$

5855 014362 2S:

C11

MAINDEC-11-02NW-A
C27WK.CMB 147

MACY11 27.732) 26-OCT-76 10:49 PAGE 132
*TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1

5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929

```

; /*
*****
*TEST 150      *TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
*IN RATE: 10KHZ PART 1
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*
*****
↑ST150: SCOPE
MOV      #20,$TIMES      ;;DO 20 ITERATIONS

CLR      @ASR             ;/CLEAR CLOCK A.
CLR      @BSR             ;/CLEAR CLOCK B.
CLR      @BBR             ;/CLEAR THE BUFFER + COUNT REGS.
MOV      #1!10,@BSR     ;/SELECT: RATE: 10KHZ ; GO.

CLR      R0               ;/NOW WE'LL DO A LITTLE DELAY.
INC      R0               ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
BNE     15:              ;/ON A PDP-11/20.

TST      @BCR             ;/DID COUNTER COUNT AT ALL?
BNE     25:              ;/BR IF YES - NEXT TEST.

TSTB     @BSR             ;/COUNTER MIGHT HAVE HAD TIME TO
COUNT TO OVERFLOW - SO WE'LL SEE IF
THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
BMI     25:              ;/BR IF SET - NEXT TEST.

```

```

014440 000004
014442 012737 000020 001164
014450 005077 164650
014454 005077 164652
014460 005077 164650
014464 012777 000011 164640
014472 005000
014474 005200
014476 001376
014500 005777 164632
014504 001004
014506 105777 164620
014512 100401

```

15:

25:

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5933
5934
5935

```

014514 104014           ERROR  14

```

```

;/ERROR CLOCK B - COUNTER FAILED TO COUNT
;/AT 10KHZ RATE.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR (<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

5939 014516

25:

D11

MAINDEC-11-DZKWK-A
DZKWK.CMB T:50

MACY11 27(732) 26-OCT-76 10:49 PAGE 133
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1

;/#

5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971

```
*****
*TEST 151      *TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
*IN RATE: 100HZ      PART1
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*
*****
```

```

014516 000004
014520 012737 000020 001164
014526 005077 164572
014532 005077 164574
014536 005077 164572
014542 012777 000011 164562
014550 005000
014552 005200
014554 001376
014556 005777 164554
014562 001004
014564 105777 164542
014570 100401

```

```

↑ST151: SCOPE
MOV      #20,$TIMES      ;;DO 20 ITERATIONS
CLR      @ASR             ;/CLEAR CLOCK A.
CLR      @BSR             ;/CLEAR CLOCK B.
CLR      @BBR             ;/CLEAR THE BUFFER + COUNT REGS.
MOV      #1!11,@BSR      ;/SELECT: RATE: 100HZ ; GO.

1S:      CLR      R0       ;/NOW WE'LL DO A LITTLE DELAY.
          INC      R0       ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
          BNE     1S        ;/ON A PDP-11/20.

          TST     @BCR      ;/DID COUNTER COUNT AT ALL?
          BNE     2S        ;/BR IF YES - NEXT TEST.

          TSTB    @BSR      ;/COUNTER MIGHT HAVE HAD TIME TO
          ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
          BMI     2S        ;/BR IF SET - NEXT TEST.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR ((SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

014572 104014      ERROR 14      ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
                                             ;/AT 100HZ RATE.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS) ERROR ((SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

5981 014574      2S:

```

E11

5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013

014574 000004
014576 012737 000020 001164
014604 005077 164514
014610 005077 164516
014614 005077 164514
014620 012777 000017 164504
014626 005000
014630 005200
014632 001376
014634 005777 164476
014640 001004
014642 105777 164464
014646 100401

;/#

*TEST 152 *TEST THE ABILITY OF CLOCK B TO COUNT AT LINE-FREQ PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
*IN RATE: LINE-FREQ PART1
*
* PROBABLE SYNC POINT FOR THIS TEST.: "LD STAT A"
*

†ST152: SCOPE
MOV #20,\$TIMES ;;DO 20 ITERATIONS
CLR 2ASR ;/CLEAR CLOCK A.
CLR 2BSR ;/CLEAR CLOCK B.
CLR 2BBR ;/CLEAR THE BUFFER + COUNT REGS.
MOV #1!16,2BSR ;/SELECT: RATE: LINE-FREQ ; GO.
15: CLR R0 ;/NOW WE'LL DO A LITTLE DELAY.
INC R0 ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
BNE 15 ;/ON A PDP-11/20.
TST 2BCR ;/DID COUNTER COUNT AT ALL?
BNE 25 ;/BR IF YES - NEXT TEST.
TSTB 2BSR ;/COUNTER MIGHT HAVE HAD TIME TO
;/COUNT TO OVERFLOW - SO WE'LL SEE IF
;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
BRI 25 ;/BR IF SET - NEXT TEST.

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

6017 014550 104014 ZERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
6018 ;/AT LINE-FREQ RATE.
6019

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

6023 014652 25:

6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037

014652 000004

*TEST 153 *TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B
*
*WE'RE GOING TO TEST CLOCKS A+B AS A 24 BIT COUNTER; THAT IS;
*WE'RE GOINT TO TAKE THE OVERFLOW FROM CLOCK B AND FEED IT INTO
*CLOCK A.
*
* PROBABLE SYNC POINT FOR THIS TEST.: "LD BUFF B"
*

†ST153: SCOPE

F11

MACY11 27(732) 26-OCT-76 10:49 PAGE 135
*TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B

MACY11 27(732) 26-OCT-76 10:49 PAGE 135
*TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B

6038						
6039	014654	005077	164444	CLR	QASR	;CLEAR CLOCK A.
6040	014660	005077	164446	CLR	QBSR	;CLEAR CLOCK B.
6041	014664	005077	164436	CLR	QABR	;CLEAR A'S BUFFER + COUNT REGISTERS.
6042	014670	012777	000377	MOV	#377, QBRR	;PRESET B'S BUFFER + COUNT TO -1 FRM
6043						;OVERFLOW.
6044	014676	012777	004042	MOV	#4042, QBSR	;SELECT: "DISABLE OSC 1 MHZ"; RATE 1 MHZ;
6045						; "FEED B TO A"
6046	014704	005277	164422	INC	QBSR	;SET ENABL. MUST BE SET AFTER "FEED B TO A".
6047	014710	012777	000001	MOV	#1, QASR	;ENABLE CLOCK A; MODE 0; RATE 0.
6048	014716	052777	004000	BIS	#BIT11, QASR	;SIMULATE A 1 MHZ PULSE - THIS PULSE
6049						; WILL CLOCK CLOCK B'S COUNTER
6050						; REGISTER. AN OVERFLOW WILL
6051						; OCCUR - THAT OVERFLOW SHOULD
6052						; CLOCK CLOCK A'S COUNT REGISTER.
6053	014724	005777	164400	TST	QACR	; DID CLOCK A'S COUNT REG GET CLOCKED?
6054	014730	001001		BNE	IS	; IF YES THEN BR NEXT TEST.
6055						

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

6059	014732	104014		ERROR	14	;ERROR - UNABLE TO CLOCK CLOCK A'S
6060						;COUNT REGISTER WITH THE OVERFLOW
6061						;FROM CLOCK B.
6062						;THE MOST LOGICAL PLACE TO START
6063						;WOULD BE "A CLOCK TIMING".
6064						; "FEED B TO A (1)" H + "B OVERFLOW" H
6065						; SHOULD BE COMING TOGETHER GOING
6066						; INTO THE MUX - BEGING SELECTED AND
6067						; COMING OUT OF THE MUX TO BECOME
6068						; "CLOCK A" L.
6069						

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

6073	014734			IS:		
6074						.SBTTL *
6075						.SBTTL * PHASE 5 CLOCKS A+B INTERRUPT TESTS
6076						.SBTTL *
6077						
6078						
6079						
6080						
6081						

6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137

014734 000004

014736 005737 001206
014742 001034
014744 005737 000042
014750 001031
014752 012737 015034 001110

```
*****
*TEST 154      *TEST THAT CLOCK A WILL INTR. AND TO RIGHT VECTOR
*
*FIRST INTERRUPT TEST - CLOCK A
*
*WHEN EXECUTING THIS TEST FOR THE FIRST TIME (PASS 0) A MESSAGE
*WILL BE TYPED TO THAT EFFECT.
*IF THE PROCESSOR APPEARS TO DIE AFTER THE TYPE OUT WE CAN
*ASSUMED THAT THE CLOCK MESSED UP THE INTERRUPT SEQUENCE
*AS EXPLAINED BELOW.
*IF THE MESSAGE "TRAPPED TO LOC:XXXX FROM LOC:YYYY" IS TYPED
*WE CAN ASSUME THAT THE CLOCK ASSERTED AN INTERRUPT VECTOR
*OTHER THAN THE ONE GIVEN TO THE PROGRAM BY YOU - XXX BEING THE
*INTERRUPT VECTOR ISSUED BY THE CLOCK.
*IF THE CLOCK FAILS TO INTERRUPT THAN CHECK THE INTERRUPT
*SEQUENCE EXPLAINED BELOW.
```

* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"

* >>>>PDP-11-KW11K INTERRUPT SEQUENCE<<<<

- * (1) CLOCK INTR FLAG GETS SET
- * (2) CLOCK ISSUES A "BUS REQUEST" L
THIS OPTION LEAVES THE FACTORY WITH A PRIORITY CHIP FOR LEVEL '5'
- * (3) PRIORITY CHIP CONVERTS "BUS REQUEST" L TO "BR6" ON UNIBUS
- * (4) PROCESSOR ISSUES A "BG6 OUT" H.
- * (5) PRIORITY CHIP CONVERTS THIS TO "BG OUT" H.
- * (6) CLOCK ISSUES "BUS SACK" L - DROPPS "BUS REQUEST" L
- * (7) PROCESSOR DROPPS "BUS BBSY" L.
- * (8)*CLOCK ISSUES "BUS BBSY" L AND DROPPS "BUS SACK" L.
- * (9)*CLOCK ASSERTS VECTOR ON BUS DATA LINES AND ISSUES "BUS INTR" L.
- * (10) PROCESSOR ASSERTS "BUS S5YN" L.
- * (11)*CLOCK DROPPS VECTOR FROM UNIBUS, DROPPS "BUS INTR" L, AND
"BUS BBSY" L.
- * (12) PROCESSOR ASSERTS "BUS BBSY" AND TRANSFERS PROGRAM
CONTROL TO INTERRUPT SERVICE ROUTINE.

* PLACES WHICH THE CLOCK COULD "HANG" THE UNIBUS.

```
*****
†ST154: SCOPE
```

TST	\$PASS	;/IS THIS PASS 0?
BNE	20\$;/NO - DON'T TYPE OUT MESSAGE!
TST	2#42	;/DID WE COME HERE BY "CHAINING"?
BNE	20\$;/YES - DON'T TYPE OUT MESSAGE.
MOV	#20\$, \$LPERR	

H11

MAINDEC-11-DZKWK-A
DZKWK.CMB T154

MACY11 27(732) 26-OCT-76 10:49 PAGE 137
*TEST THAT CLOCK A WILL INTR. AND TO RIGHT VECTOR

```

6138
6139 014760 012737 015034 001106      MOV      #20$, $LPADR
6140
6141 014766 104400 014774      TYPE      ,65$          ;;TYPE ASCIZ STRING
6142 014772 000420      BR      ,64$          ;;GET OVER THE ASCIZ
6143
6144 015034      ;;65$: .ASCIZ <15><12>*STARTING INTR. TEST 154 *
6145      64$:
6146
6147 015034      20$:
6148
6149      ;*
6150      ;*TEXT "ENTERING TEST 154 " TYPED OUT TO TELL YOU THE NEXT
6151      ;*TEST THAT IS GOING TO BE EXECUTED. IT IS ONLY TYPED ON PASS 0.
6152      ;*THERE IS DANGER THAT THE UNIBUS COULD GET "HUNG" WHILE
6153      ;*EXECUTING TEST 154.
6154 015034 005077 164264      CLR      @ASR          ;MAKE SURE CLOCK A IS CLEAR.
6155 015040 005077 164266      CLR      @BSR          ;MAKE SURE CLOCK B IS CLEAR.
6156
6157 015044 012777 015114 164266      MOV      #1$, @AVECT   ;SET UP CLOCK A'S INTERRUPT VECTOR.
6158 015052 012777 000340 164262      MOV      #340, @AVECP2 ;SET UP PSW ON INTR.
6159
6160 015060 005046      CLR      -(SP)        ;SET PROCESSOR PRICRITY AT ZERO.
6161 015062 012746 015070      MOV      #4$, -(SP)
6162 015066 000002      RTI
6163 015070      4$:
6164
6165 015070 052777 000100 164226      BIS      #BIT6, @ASR
6166 015076 052777 002000 164226      BIS      #BIT10, @BSR ;GENERATE A CLOCK A INTR.
6167
6168 015104 000240      NOP          ;CLOCK COULD INTR. TO WRONG VECTOR.
6169 015106 000240      NOP
6170
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
6174 015110 104016      ERROR      16          ;ERROR CLOCK A FAILED TO INTERRUPT.
6175
6176
6177
      ;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
6181 015112 000416      BR      3$
6182
6183      ;*INTRS TO HERE.
6184
6185 015114      1$:
6186 015114 062706 000004      ADD      #4, R6        ;ADD #4 TO THE STACK POINTER
6187 015120 012777 015142 164212      MOV      #2$, @AVECT   ;SET UP FOR NEXT INTR. IF "A INTR (1)" H
6188
6189 015126 005046      CLR      -(SP)        ;WAS NOT CLEARED BY INTR.
6190 015130 012746 015136      MOV      #5$, -(SP)   ;PSW = 0 ALLOWING INTRs.
6191 015134 000002      RTI
6192 015136      5$:
6193 015136 000240      NOP          ;SHORT DELAY

```

```

6194 015140 000403          BR      3$          ;NO INTR-GOOD!-NEXT TEST.
6195
6196 015142          2$:
6197 015142 062706 000004          ADD     #4,R6          ;ADD #4 TO THE STACK POINTER
6198
      ;;:SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

6202 015146 104016          ERROR   16          ;ERROR CLOCK A - FAILED TO CLEAR
6203                                     ;"A INTR (1)" H F/F ON INTR. SP
6204                                     ;A SECOND INTR WAS GENERATED.
6205
      ;;:SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

6209 015150          3$:
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227 015150 000004
6228
6229
6230
6231 015152 005737 001206          TST     $PASS          ;/IS THIS PASS 0?
6232 015156 001023          BNE     30$           ;/IF NOT DON'T TYPE.
6233 015160 005737 000042          TST     #42           ;/PROGRAM CHAINED?
6234 015164 001020          BNE     30$           ;/IF YES NO TYPEOUT
6235 015166 012737 015226 001110      MOV     #30$,SLPERR
6236 015174 012737 015226 001106      MOV     #30$,SLPADR
6237 015202 104400 015210          TYPE   ,65$          ;;TYPE ASCIZ STRING
6238 015206 000407          BR     64$           ;;GET OVER THE ASCIZ
6239 015226          ;;65$: .ASCIZ #COMPLETED #
6240          64$:

```

```

6241 015226          30$:
6242 015226 012777 015314 164104      MOV     #1$,AVECT    ;SET INTERRUPT VECTOR ADDR.
6243 015234 013700 001350          MOV     APRITY,RO    ;GET INTR LEVEL.
6244 015240 000300          SWAB   RO           ;FIX TO GET PSW SETTING
6245 015242 006200          ASR    RO
6246 015244 006200          ASR    RO           ;PSW SETTING FOR LEVEL 6 = 300
6247 015246 006200          ASR    RO
6248 015250 042700 177437          BIC    #177437,RO   ;STRIP FOR CPU PSW SETTING AT LEVEL
6249 015254 162700 000040          SUB     #40,RO      ;SUB 1 LEVEL (FOR 6 = 240)

```

```

6250 015260 010046          MOV      RO, -(SP)           ;SET CPU PSW.
6251 015262 012746 015270   MOV      #3$, -(SP)
6252 015266 000002
6253 015270          RTI
6254 015270 052777 0C0100 164026 3$:     BIS      #BIT06, 2ASR      ;ENABLE INTRS.
6255 015276 052777 002000 164026       BIS      #BIT10, 2BSR      ;GENERATE A MAINTENANCE CLK A INTR.
6256
6257 015304 000240          NOP
6258 015306 000240          NOP
6259
    
```

;;; ***** >> ERROR << *****

```

6263 015310 104C16          ERROR      16           ;ERROR-CLOCK A FAILED TO INTR WHEN
6264                                  ;CPU'S PSW WAS SET TO -1 OF LEVEL OF
6265                                  ;CLOCK. EXAMINE PRIORITY JUMPER CH.P.
6266                                  ;PROBLEM COULD BE WRONG PRIORITY JUMPER
6267
    
```

;;; ***** >> ERROR << *****

```

6271 015312 000402          BR        2$
6272                                  ;*CLK INTRS. TO HERE.
6273
6274 015314          1$:      ADD      #4, R6           ;ADD #4 TO THE STACK POINTER
6275 015314 062706 000004
6276
6277 015320          2$:
    
```

```

*****
*TEST 156      *TEST THAT CLOCK A WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL
*
*THIS TEST IS DESIGNED TO MAKE SURE CLOCK A DOESN'T INTERRUPT IF THE CPU'S
*PSW IS SET TO THE SAME LEVEL AS THE PRIORITY OF CLOCK A. CLOCK A'S PRIORITY IS
*LEVEL 6 AS SHIPPED FROM THE FACTORS, BUT CAN BE CHANGED BY CHANGING
*THE PRIORITY JUMPER ON THE MODULES IF THE PRIORITY LEVEL IS CHANGED
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*
*BY INSERTING A DIFFERENT PRIORITY JUMPER, YOU MUST PATCH A
*CORE LOCATION WHOSE LABEL IS "APRITY" TO THE LEVEL OF THE
*PRIORITY JUMPER INSTALLED.
*****
    
```

```

6295 015320 000004          TST156: SCOPE
6296 015322 012737 000002 001164       MOV      #2, $TIMES      ;;DO 2 ITERATIONS
6297
6298 015330 012777 015410 164002       MOV      #1$, 2AVECT     ;SET INTERRUPT VECTOR ADDR.
6299 015336 013700 001350             MOV      APRITY, RO       ;GET INTR. LEVEL
6300 015342 000300             SWAB     RO              ;FIX TO GET PSW SETTING
6301 015344 006200             ASR      RO
6302 015346 006200             ASR      RO              ;PSW SETTING FOR LEVEL 6 - 300
6303 015350 006200             ASR      RO
6304 015352 042700 177437           BIC      #177437, RO      ;STRIP FOR CPU PSW SETTING AT LEVEL
6305 015356 010046             MOV      RO, -(SP)       ;SET CPU PSW.
    
```

MAINDEC-11-DZKWK-A
DZKWK.CMB

T156

MACY11 27(732) 26-OCT-76 10:49 PAGE 140
*TEST THAT CLOCK A WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL

```

6306 015360 012746 015366      MOV    #3$, -(SP)
6307 015364 000002              RTI
6308 015366                    3$:
6309 015366 052777 000100 163730  BIS    #BIT6, @ASR      ;ENABLE INTRS.
6310 015374 052777 002000 163730  BIS    #BIT10, @BSR    ;GENERATE A MAINTENANCE CLK A INTR.
6311 015402 000240              NOP                    ;SHOULD HAVE INTERRUPTED IF GOING TO.
6312 015404 000005              RESET                  ;CLEAR CLOCK A INTR - CLK A
6313 015406 000403              BR     2$              ;DID NOT INTR. - GOOD.
6314
6315                          ;*CLOCK INTRS TO HERE IF BAD.
6316
6317 015410                    1$:
6318 015410 062706 000004      ADD    #4, R6          ;ADD #4 TO THE STACK POINTER
6319
6320

```

::; \$ ERROR << \$

```

6324 015414 104016          ERROR 16          ;ERROR CLOCK A INTERRUPTED WHEN
6325                                          ;CPU'S PRIORITY WAS SET TO SAME
6326                                          ;LEVEL AS THAT OF THE CLOCK.
6327                                          ;EXAMINE PRIORITY JUMPER CHIP.
6328                                          ;PROBLEM COULD BE WRONG PRIORITY JUMPER.
6329

```

::; \$ ERROR << \$

```

6333
6334 015416 005077 163702      2$:   CLR    @ASR          ;CLEAR CLOCK A.
6335
6336

```

```

:; *****
:; *TEST 157 *TEST THAT ST1 WILL CAUSE CLOCK A TO INTR.
:; *
:; *WE'RE GOING TO SEE IF ST1 WILL CAUSE AN INTERRUPT.
:; *WE KNOW FROM PREVIOUS TESTS THAT ST1 WORKS OK-SO WHAT WE'RE
:; *CONCERNED WITH HERE IS IF "STP1" H AND "ST1 INTR ENB (1)" H
:; *WILL COME TOGETHER AND SET "A INTR (1)" H F/F.
:; *
:; * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
:; *
:; *****
↑ST157: SCOPE

```

```

6349 015422 000004
6350
6351 015424 005077 163702      CLR    @BSR          ;GENERATE A SYNC PULSE
6352 015430 005077 163670      CLR    @ASR          ;MAKE SURE CLOCK A IS CLEAR.
6353 015434 012777 015476 163676  MOV    #1$, @AVECT    ;SET VECTOR ADDR. FOR INTERRUPT
6354 015442 052777 040000 163654  BIS    #BIT14, @ASR    ;SET "ST1 INTR ENB" IN CLOCK A.
6355 015450 052777 010000 163646  BIS    #BIT12, @ASR    ;GENERATE A MAINTENANCE STP1.
6356
6357
6358 015456 005046              CLR    -(SP)          ;ALLOW INTRS.
6359 015460 012746 015466      MOV    #3$, -(SP)
6360 015464 000002
6361 015466                    3$:

```

```

6362 015466 000240
6363 015470 000240
6364
6365 015472 104016
6366
6367
6368
6369 015474 000402
6370
6371
6372
6373
6374 015476
6375 015476 062706 000004
6376
6377 015502
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391 015502 000004
6392
6393 015504 005077 163622
6394 015510 005077 163610
6395 015514 012777 015564 163616
6396 015522 012777 177777 163576
6397 015530 052777 000115 163566
6398 015536 052777 010000 163560
6399
6400
6401
6402 015544 005046
6403 015546 012746 015554
6404 015552 000002
6405 015554
6406 015554 000240
6407 015556 000240
6408 015560 104016
6409
6410
6411 015562 000402
6412
6413
6414
6415 015564
6416 015564 062706 000004
6417 015570 005077 163530

```

```

NUP
NOP
ERROR 16 ;ERROR-CLOCK A FAILED TO GENERATE AN ST1 INTR.
;IT LOOKS AS THOUGH "STP1" + "ST1
;INTR ENB (1)" H WERE UNABLE TO TEAM
;UP TO SET "A INTR (1)" H F/F.
BR 2$
;CLOCK SHOULD INTERRUPT TO HERE.
1$: ADD #4,R6 ;ADD #4 TO THE STACK POINTER
2$:
;*****
;TEST 160 *TEST THAT CLOCK A OVERFLOW WILL CAUSE AN INTERRUPT
;
;NOW A TEST TO SEE THAT CLOCK A OVERFLOW WILL CAUSE
;AN INTERRUPT.
;
;PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
;
;*****
†ST160: SCOPE
CLR @BSR ;GENERATE A SYNC PULSE
CLR @ASR ;CLEAR CLOCK A.
MOV #1$,@AVECT ;SET UP ITS INTERRUPT VECTOR.
MOV #177777,@ABR ;SET BUFFER + COUNT REGS TO -1 FROM OVERFLOW.
BIS #BIT6!BIT3!BIT2!BIT0,@ASR ;SET: INTERRUPT ENABLE; RATE: ST1; GO.
BIS #BIT12,@ASR ;GENERATE A MAINTENANCE ST1.
;CLOCK SHOULD OVERFLOW CAUSING
;AN INTERRUPT.
CLR -(SP) ;ALLOW INTRs.
MOV #3$,-(SP)
RTI
3$: NOP
NOP
ERROR 16 ;ERROR-CLOCK A FAILED TO INTR. ON OVERFLOW.
;LOOKS LIKE "A OVERFLOW" L + "A INTR ENB (1)"
;UNABLE TO SET "A INTR (1)" H F/F.
BR 2$
;CLOCK SHOULD INTERRUPT HERE.
1$: ADD #4,R6 ;ADD #4 TO THE STACK POINTER
2$: CLR @ASR ;CLEAR CLOCK A.

```



```

6474 015666 013777 001342 163444      MOV      AVECP2, JAVECT      ;ALL DONE CLOCK A INTERRUPT TESTS-SET
6475 015674 012777 104410 163440      MOV      #IOTT, JAVECP2    ;UP TO CATCH ANY ILLEGAL CLK A INTR.
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529

```

```

*****
*TEST 162      *TEST THAT CLOCK B WILL INTR. AND TO RIGHT VECTOR
*

```

```

*FIRST INTERRUPT TEST - CLOCK B
*
*WHEN EXECUTING THIS TEST FOR THE FIRST TIME (PASS 0) A MESSAGE
*WILL BE TYPED TO THAT EFFECT.
*IF THE PROCESSOR APPEARS TO DIE AFTER THE TYPE OUT, WE CAN
*ASSUMED THAT THE CLOCK MESSED UP THE INTERRUPT SEQUENCE
*AS EXPLAINED BELOW.
*IF THE MESSAGE "TRAPPED TO LOC:XXXX FROM LOC:YYYY" IS TYPED
*WE CAN ASSUME THAT THE CLOCK ASSERTED AN INTERRUPT VECTOR
*OTHER THAN THE ONE GIVEN TO THE PROGRAM BY YOU-XXX BEING THE
*INTERRUPT VECTOR ISSUED BY THE CLOCK.
*IF THE CLOCK FAILS TO INTERRUPT THAN CHECK THE INTERRUPT
*SEQUENCE EXPLAINED BELOW.
*
*

```

```

* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*

```

```

* >>>>PDP-11-KW11K INTERRUPT SEQUENCE<<<<
*
* (1) CLOCK INTR FLAG GETS SET
* (2) CLOCK ISSUES A "BUS REQUEST" L
* THIS OPTION LEAVES THE FACTORY WITH A PRIORITY CHIP FOR LEVEL '6'
* (3) PRIORITY CHIP CONVERTS "BUS REQUEST" L TO "BR6" ON UNIBUS
* (4) PROCESSOR ISSUES A "BG6 OUT" H.
* (5) PRIORITY CHIP CONVERTS THIS TO "BG OUT" H.
* (6) CLOCK ISSUES "BUS SACK" L - DROPPS "BUS REQUEST" L
* (7) PROCESSOR DROPPS "BUS BBSY" L.
* (8)*CLOCK ISSUES "BUS BBSY" L AND DROPPS "BUS SACK" L.
* (9)*CLOCK ASSERTS VECTOR ON BUS DATA LINES AND ISSUES "BUS INTR" L.
* (10) PROCESSOR ASSERTS "BUS SSYN" L.
* (11)*CLOCK DROPPS VECTOR FROM UNIBUS, DROPPS "BUS INTR" L, AND
* "BUS BBSY" L.
* (12) PROCESSOR ASSERTS "BUS BBSY" AND TRANSFERS PROGRAM
* CONTROL TO INTERRUPT SERVICE ROUTINE.
*
* PLACES WHICH THE CLOCK COULD "HANG" THE UNIBUS.
*

```

```

*****
†ST162: SCOPE
*****

```

```

6523 015702 000004
6524
6525
6526
6527 015704 005737 001206      TST      $PASS             ;/IS THIS PASS 0?
6528 015710 001034              BNE      205               ;/NO - DON'T TYPE OUT MESSAGE!
6529 015712 005737 000042      TST      J#42             ;/DID WE COME HERE BY "CHAINING"?

```

```

6530 015716 001031      BNE      20$           ;/YES - DON'T TYPE OUT MESSAGE.
6531 015720 012737 016002 001110      MOV      #20$,SLPERR
6532
6533 015726 012737 016002 001106      MOV      #20$,SLPADR
6534
6535 015734 104400 015742      TYPE     65$           ;;TYPE ASCIZ STRING
6536 015740 000420      BR       64$           ;;GET OVER THE ASCIZ
6537
6538 016002      ;;65$: .ASCIZ <15><12>*STARTING INTR. TEST 162
6539      64$:
6540
6541 016002      20$:
6542
6543      ;;
6544      ;;*TEXT "ENTERING TEST 162 " TYPED OUT TO TELL YOU THE NEXT
6545      ;;*TEST THAT IS GOING TO BE EXECUTED. IT IS ONLY TYPED ON PASS 0.
6546      ;;*THERE IS DANGER THAT THE UNIBUS COULD GET "HUNG" WHILE
6547      ;;*EXECUTING TEST 162.
6548
6548 016002 005077 163316      CLR      @ASR           ;MAKE SURE CLOCK A IS CLEAR.
6549 016006 005077 163320      CLR      @BSR           ;MAKE SURE CLOCK B IS CLEAR.
6550
6551 016012 012777 016062 163324      MOV      #1$,@BVECT     ;SET UP CLOCK B'S INTERRUPT VECTOR.
6552 016020 012777 000340 163320      MOV      #340,@BVECT2  ;SET UP PSW ON INTR.
6553 016026 005046      CLR      -(SP)         ;SET PROCESSOR PRIORITY AT ZERO.
6554 016030 012746 016036      MOV      #4$,-(SP)
6555 016034 000002      RTI
6556 016036      4$:
6557
6558 016036 052777 000100 163266      BIS      #BIT6,@BSR     ;ENABLE INTRS.
6559 016044 052777 001000 163260      BIS      #BIT9,@BSR     ;GENERATE A CLOCK B INTR.
6560
6561 016052 000240      NOP
6562 016054 000240      NOP
6563
6564      ;;;*****> ERROR <<*****
6565
6566 016056 104017      ERROR    17           ;ERROR CLOCK B FAILED TO INTERRUPT.
6567
6568      ;PSW = 0-GENERATED MAINTENANCE INTERRUPT
6569      ;SEE TEST HEADING FOR LIST OF PROBLEMS
6570
6571      ;;;*****> ERROR <<*****
6572
6573
6574
6575 016060 000416      BR       3$
6576
6577      ;*INTRS TO HERE.
6578
6579 016062      1$:
6580 016062 062706 000004      ADD      #4,R6           ;ADD #4 TO THE STACK POINTER
6581 016066 012777 016110 163250      MOV      #2$,@BVECT     ;SET UP FOR NEXT INTR. IF "B INTR (1)" H
6582
6583 016074 005046      CLR      -(SP)         ;WAS NOT CLEARED BY INTR.
6584 016076 012746 016104      MOV      #5$,-(SP)     ;PSW=0 ALLOWING INTRS.
6585 016102 000002      RTI

```


MAINDEC-11-DZKWK-A
DZKWK.CMB T164

MACY11 27(732) 26-OCT-76 10:49 PAGE 147
*TEST THAT CLOCK B WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL

```

6698 016322 006200        ASR      R0
6699 016324 042700 177437  BIC      #177437,R0      ;STRIP FOR CPU PSW SETTING AT LEVEL
6700 016330 010046        MOV      R0,-(SP)      ;SET CPU PSW.
6701 016332 012746 016340  MOV      #3$,-(SP)
6702 016336 000002        RTI
6703 016340
6704 016340 052777 000100 162764 3$:      BIS      #BIT6,#BSR      ;ENABLE INTRs.
6705 016346 052777 001000 162756      BIS      #BIT9,#BSR      ;GENERATE A MAINTENANCE CLK B INTR.
6706 016354 000240        NOP
6707 016356 000005        RESET
6708 016360 000403        BR       2$            ;SHOULD HAVE INTERRUPTED IF GOING TO.
6709                                ;CLEAR CLOCK B INTR-CLK B
6710                                ;DID NOT INTR-GOOD.
6711                                ;*CLOCK INTRs TO HERE IF BAD.
6712 016362
6713 016362 062706 000004 1$:      ADD      #4,R6            ;ADD #4 TO THE STACK POINTER
6714
6715

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

6719 016366 104017        ERROR  17            ;ERROR CLOCK B INTERRUPTED WHEN
6720                                ;CPU'S PRIORITY WAS SET TO SAME
6721                                ;LEVEL AS THAT OF THE CLOCK.
6722                                ;EXAMINE PRIORITY JUMPER CHIP.
6723                                ;PROBLEM COULD BE WRONG PRIORITY JUMPER
6724

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

6728 016370
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743 016370 000004
6744
6745 016372 005077 162726        CLR      #BSR            ;GENERATE A SYNC PULSE.
6746 016376 005077 162730        CLR      #BSR            ;MAKE SURE CLOCK B IS CLEAR.
6747 016402 012777 000377 162724  MOV      #377,#BRR      ;PRELOAD CLOCK B'S BUFFER + COUNTER #EGS.
6748 016410 012777 016454 162726  MOV      #2$,#BVECT     ;SET UP INTERRUPT VECTOR.
6749 016416 012777 000340 162722  MOV      #340,#BVECT2
6750 016424 052777 000103 162700  BIS      #BIT6!BIT1!BIT0,#BSR ;SET: "INTR ENB" 1 MHZ RATE, GO.
6751 016432 005046        CLR      -(SP)          ;CPU PSW=0 ALLOWING INTRs.
6752 016434 012746 016442        MOV      #1$,-(SP)
6753 016440 000002        RTI
    
```

```

*****
;TEST 165      *TEST THAT A CLOCK B OVERFLOW CAUSES ON INTERRUPT
;
;WE'RE GOING TO SEE NOW IF A CLOCK B OVERFLOW WILL
;CAUSE AN INTERRUPT. WE'VE ALREADY GENERATED B OVERFLOWS
;AND B INTERRUPTS SO ITS A SIMPLE MATTER OF CHECKING THE
;LOGIC IN FRONT OF "B INTR (1)" H/F.
;
; PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
;
*****
;TEST 165: SCOPE
    
```


;REVIEWING THE SEQUENCE:

- : 1. 1ST OVERFLOW CAUSED INTR. REQUEST.
- : 2. INTR OCCURED AND CLEARED "B INTR (1)" F/F.
- : 3. ANOTHER OVERFLOW OCCURED AFTER THAT
AND BEFORE THE CSR WAS CLEARED.
- : 4. CLEARING OF CSR BIT 6 FAILED TO
CLEAT "B INTR (1)" F/F, THEREBY
ANOTHER INTERRUPT STILL POSTED ON
THE UNIBUS WHEN CPU PRIORITY
WAS LOWERED.

6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821

:::SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

6825 016516          65:          MOV    BVECT2,BVECT    ;NOW RESTORE INTERRUPT VECTOR
6826 016516 013777 001346 162620          MOV    #IOTT,BVECT2    ;FOR ILLEGAL INTR. THIS IS CLOCK B'S
6827 016524 012777 104410 162614          ;LAST INTERRUPT TEST.
6828
6829
6830          .SBTTL    *
6831          .SBTTL    * PHASE 6 CLOCK A+B ADVANCE TESTING
6832          .SBTTL    *
6833

```

;/#

6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870

```

*****
*TEST 166      *TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
*
*IN THIS TEST WE'LL SEE IF WE CATCH THE FIRST COUNT
*AFTER STP1 COMES IN AND SETS THE ENABLE F/F ('ST1 ENB COUNTER'
*SET).
*WHAT WE SHOULD SEE IS THE LEADING EDGE OF ST1 COME
*IN AND SET THE ENB F/F AND THE TRAILING EDGE TRIGGER
*A 'CLOCK A' PULSE TO INCREMENT THE COUNTER.
*WE KNOW FROM A PREVIOUS TEST THAT AN STP1 WILL
*COME IN AND SET 'ENABL CNTR A' F/F AND THAT THE
*COUNTER WILL INCREMENT, SO WHATS HAPPENING IS WE'RE ACCUALLY
*LOOKING AT THE TRAILING EDGE OF STP1 TO SEE IF ITS DOING
*THE INCREMENTING
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
*****

```

```

016532 000004
016534 012777 020014 162562
016542 005077 162560
016546 052777 010000 162550
016554 012737 000001 001124
016562 017737 162542 001126
016570 023737 001126 001124
016576 001401

```

```

†ST166: SCOPE
MOV  #BIT13!14,@ASR ;CLR CLK A, SET 'ST1 ENB COUNTER'.;RATE:STP1.
CLR  @ASR           ;CLR COUNT + BUFFER REGS.
BIS  #BIT12,@ASR   ;GENERATE A MAINTENANCE ST1.
                        ;THE LEADING EDGE SHOULD CAUSE
                        ;'.ENABL CNTR A' F/F TO SET (CSR BIT 00).
                        ;THE TRAILING EDGE SHOULD CLOCK
                        ;THE COUNTER ONCE.
MOV  #1,@GDDAT     ;SET S/B FOR ERROR TYPEOUT IF NEEDED.
MOV  @ACR,@BODAT   ;READ THE COUNT REGISTER.
CMP  @BODAT,@GDDAT ;DID THE COUNT REG COUNT ONCE?
BEQ  15            ;BR IF YES TO NEXT TEST.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

6874
6875
6876
6877
6878
6879
6880

016600 104012

ERROR 12

```

;ST1 FAILED TO COUNT
;CLOCK A'S COUNT REG. AFTER SETTING
;'ENABL CNTR A' - SEE TEST HEADING
;COMMENTS

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

6884
6885
6886
6887

016602

15:

6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933

```

; /*
*****
*TEST 167      *TEST CLOCK A'S 100KHZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 100KHZ DIVIDER WILL DIVIDE 1MHZ
*BY 10 TO GIVE US A 100KHZ CLK L PULSE.
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*GENERATE 10. '1MHZ CLK' H PULSES WHICH GIVES US 10 1MHZ
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 1MHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 100KHZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
*****
TST167: SCOPE
MOV      #20, $TIMES      ;;DO 20 ITERATIONS
CLR      @BSR             ;/CLEAR CLOCK B.
CLR      @ASR             ;/CLEAR CLOCK A.
CLR      @ABR             ;/CLEAR A'S BUFFER + COUNT REGS.
MOV      @BIT11, @BSR     ;/DISABLE THE 1MHZ OSC.
BIS      #401'4, @ASR     ;/ENABLE CNTR, RATE: 100KHZ ;MODE.
MOV      #-10., R0       ;/SET TO GENERATE 10. 1MHZ PULSES
BIS      @BIT11, @ASR     ;/GENERATE 1 1MHZ PULSE
TST      @ACR             ;/HAS COUNTER ADVANCED ANY?
BNE      10$             ;/IF SO EXIT THIS LOOP.
;NOTE: WHEN WE DISABLED THE 1 MHZ.
;OSC. THE DIVIDER COULD HAVE
;AND COUNT LEFT IN IT.
;AFTER THIS LOOP, WE SHOULD BE SUNK.
;DONE 10. 1MHZ PULSES?
;IF NOT - DO ANOTHER.
INC      R0
BNE      1$
MOV      #1, $GDDAT      ;/SET FOR ERROR TYPEOUT IF NEEDED.
MOV      @ACR, @SDDAT    ;/READ THE COUNTER.
CMP      @SDDAT, @GDDAT  ;/DID THE COUNTER ADVANCE ONCE?
BEQ      2$             ;/IF YES - NEXT CHECK.

```

;;; \$ ERROR << \$

6937 016712 104012 ERROR 12 ;/ERROR - CLOCK A - 100KHZ - PULSE
6938 ;/NOT GENERATED WHEN 10 1MHZ PULSES
6939

;;; \$ ERROR << \$

6943 016714 000417 BR 4\$

```

6944 016716 012700 000011     2$:  MOV     #9.,RO ;/GET THE NUMBER OF '1 MHZ' H PULSES
6945
6946 016722 052777 004000 162374 3$:  BIS     #BIT11, @ASR ;/GENERATE 9 1MHZ PULSES
6947 016730 005300 ;/INORDER TO CHECK TO SEE THAT
6948 016732 001373 BNE     3$ ;/WE DON'T GENERATE ANOTHER 100KHZ PULSE.
6949
6950 016734 017737 162370 001126     MOV     @ACR, @BDDAT ;/READ THE COUNTER
6951 016742 023737 001126 001124     CMP     @BDDAT, @GDDAT ;/WAS ANOTHER 100KHZ PULSE GENERATED?
6952 016750 001401 BEQ     4$ ;/NO-GOTO NEXT TEST!
6953
6954

```

;;; **XXXXXXXXXXXXXXXXXXXXXXXXXXXX** > ERROR << **XXXXXXXXXXXXXXXXXXXXXXXXXXXX**

```

6958 016752 104012             ERROR    12 ;/ERROR CLOCK A WE SEEM TO HAVE
6959                                     ;/GENERATED A SECOND 100KHZ PULSE
6960                                     ;/ON ONLY 9 1MHZ PULSES.
6961

```

;;; **XXXXXXXXXXXXXXXXXXXXXXXXXXXX** > ERROR << **XXXXXXXXXXXXXXXXXXXXXXXXXXXX**

```

6965 016754             4$:

```

```

6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984 016754 000004
6985 016756 012737 000020 001164
6986
6987 016764 005077 162342
6988 016770 005077 162330
6989 016774 005077 162326
6990 017000 012777 004000 162324
6991 017006 052777 000407 162310
6992
6993 017014 012700 177634
6994
6995 017020 052777 004000 162276 15:
6996 017026 005777 162276
6997 017032 001002
6998
6999
7000
7001
7002 017034 005200
7003 017036 001370
7004
7005 017040 012737 000001 001124 105:
7006
7007 017046 017737 162256 001126
7008
7009 017054 023737 001126 001124
7010 017062 001402
7011

```

```

; /*
*****
*TEST 170 *TEST CLOCK A'S 10KHZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 10KHZ DIVIDER WILL DIVIDE 100KHZ
*BY 10 TO GIVE US A 10KHZ CLK L PULSE.
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*GENERATE 100. '1MHZ CLK' H PULSES WHICH GIVES US 10 100KHZ
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 10KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 100KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 10KHZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*****
TST170: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR $BSR ;;CLEAR CLOCK B.
CLR $ASR ;;CLEAR CLOCK A.
CLR $ABR ;;CLEAR A'S BUFFER + COUNT REGS.
MOV #BIT11, $BSR ;;DISABLE THE 1MHZ OSC.
BIS #401!6, $ASR ;;ENABLE CNTR, RATE: 10KHZ ;MODE.
MOV #-100., RO ;;SET TO GENERATE 100. 1MHZ PULSES
BIS #BIT11, $ASR ;;GENERATE 1 1MHZ PULSE
TST $ACR ;;HAS COUNTER ADVANCED ANY?
BNE 105 ;;IF SO EXIT THIS LOOP.
;;NOTE: WHEN WE DISABLED THE 1 MHZ.
;;OSC. THE DIVIDER COULD HAVE
;;AND COUNT LEFT IN IT.
;;AFTER THIS LOOP WE SHOULD BE SUNK.
INC RO ;;DONE 100. 1MHZ PULSES?
BNE 15 ;;IF NOT - DO ANOTHER.
MOV #1, $GDDAT ;;SET FOR ERROR TYPEOUT IF NEEDED.
MOV $ACR, $BDDAT ;;READ THE COUNTER.
CMP $BDDAT, $GDDAT ;;DID THE COUNTER ADVANCE ONCE?
BEQ 25 ;;IF YES - NEXT CHECK.

```

;;; \$ > ERROR << \$

```

7015 017064 104012 ERROR 12 ;;ERROR - CLOCK A - 10KHZ - PULSE
7016 ;;NOT GENERATED WHEN 10 100KHZ PULSES
7017

```

;;; \$ > ERROR << \$

7021 017066 000417 BR 45

```

7022 017070 012700 000143        25:    MOV    #99.,RO ;/GET THE NUMBER OF '1 MHZ' H PULSES
7023
7024 017074 052777 004000 162222 35:    BIS    #BIT11,0ASR ;/GENERATE 9 100KHZ PULSES
7025 017102 005300             DEC    RO ;/INORDER TO CHECK TO SEE THAT
7026 017104 001373             BNE    35 ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE.
7027
7028 017106 017737 162216 001126    MOV    @ACR,$BDDAT ;/READ THE COUNTER
7029 017114 023737 001126 001124    CMP    $BDDAT,$GDDAT ;/WAS ANOTHER 10KHZ PULSE GENERATED?
7030 017122 001401             BEQ    45 ;/NO-GOTO NEXT TEST!
7031
7032

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

7036 017124 104012             ERROR 12 ;/ERROR CLOCK A WE SEEM TO HAVE
7037                                     ;/GENERATED A SECOND 10KHZ PULSE
7038                                     ;/ON ONLY 9 100KHZ PULSES.
7039

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

7043 017126             45:

```

M12

MAINDEC-11-DZKWK-A
DZKWK.CMB T170

MACY11 27(732) 26-OCT-76 10:49 PAGE 155
*TEST CLOCK A'S 10KHZ DIVIDER

```

7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062 017126 000004
7063 017130 012737 000020 001164
7064
7065 017136 005077 162170
7066 017142 005077 162156
7067 017146 005077 162154
7068 017152 012777 004000 162152
7069 017160 052777 000411 162136
7070
7071 017166 012700 176030
7072
7073 017172 052777 004000 162124 15:
7074 017200 005777 162124
7075 017204 001002
7076
7077
7078
7079
7080 017206 005200
7081 017210 001370
7082
7083 017212 012737 000001 001124 10$:
7084
7085 017220 017737 162104 001126
7086
7087 017226 023737 001126 001124
7088 017234 001402
7089

```

;/#

```

:*****
*TEST 171      *TEST CLOCK A'S 1KHZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 1KHZ DIVIDER WILL DIVIDE 1CKHZ
*BY 10 TO GIVE US A 1KHZ CLK L PULSE.
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*GENERATE 1000. '1MHZ CLK' H PULSES WHICH GIVES US 10 10KHZ
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 1KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 10KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 1KHZ PULSE.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
:*****

```

```

TST171: SCOPE
MOV      #20,SXIMES      ;;DO 20 ITERATIONS
CLR      @BSR             ;/CLEAR CLOCK B.
CLR      @ASR             ;/CLEAR CLOCK A.
CLR      @ABR             ;/CLEAR A'S BUFFER + COUNT REGS.
MOV      @BIT11,@BSR      ;/DISABLE THE 1MHZ OSC.
BIS      #401!10,@ASR     ;/ENABLE CNTR, RATE: 1KHZ ;MODE.
MOV      #-1000.,RO      ;/SET TO GENERATE 1000. 1MHZ PULSES
BIS      @BIT11,@ASR      ;/GENERATE 1 1MHZ PULSE
TST      @ACR             ;/HAS COUNTER ADVANCED ANY?
BNE      10$             ;/IF SO EXIT THIS LOOP.
NOTE: WHEN WE DISABLED THE 1 MHZ.
OSC. THE DIVIDER COULD HAVE
AND COUNT LEFT IN IT.
AFTER THIS LOOP WE SHOULD BE SUNK.
DONE 1000. 1MHZ PULSES?
IF NOT - DO ANOTHER.
MOV      #1,$GDDAT       ;/SET FOR ERROR TYPEOUT IF NEEDED.
MOV      @ACR,@SDDAT      ;/READ THE COUNTER.
CMP      @SDDAT,@GDDAT    ;/DID THE COUNTER ADVANCE ONCE?
BEQ      2$             ;/IF YES - NEXT CHECK.

```

;;;\$> ERROR <<\$

```

7093 017236 104012           ERROR 12          ;/ERROR - CLOCK A - 1KHZ - PULSE
7094                                ;/NOT GENERATED WHEN 10 10KHZ PULSES
7095

```

;;;\$> ERROR <<\$

```

7099 017240 000417           BR           4$

```

MAINDEC-11-DZKWK-A MACY11 27(732) 26-OCT-76 10:49 PAGE 156
DZKWK.CMB T171 *TEST CLOCK A'S 1KHZ DIVIDER

```

7100 017242 012700 001747      2$:  MOV      #999.,R0      ;/GET THE NUMBER OF '1 MHZ' H PULSES
7101
7102 017246 052777 004000  162050  3$:  BIS      #BIT11,@ASR    ;/GENERATE 9 10KHZ PULSES
7103 017254 005300                DEC      R0          ;/INORDER TO CHECK TO SEE THAT
7104 017256 001373                BNE      3$          ;/WE DON'T GENERATE ANOTHER 1KHZ PULSE.
7105
7106 017260 017737 162044  001126      MOV      @ACR,@BDDAT  ;/READ THE COUNTER
7107 017266 023737 001126  001124      CMP      @BDDAT,@GDDAT ;/WAS ANOTHER 1KHZ PULSE GENERATED?
7108 017274 001401                BEQ      4$          ;/NO-GOTO NEXT TEST!
7109
7110

```

;;; \$>> ERROR << \$

```

7114 017276 104012                ERROR  12           ;/ERROR CLOCK A WE SEEM TO HAVE
7115                                 ;/GENERATED A SECOND 1KHZ PULSE
7116                                 ;/ON ONLY 9 10KHZ PULSES.
7117

```

;;; \$>> ERROR << \$

```

7121 017300                4$:

```



```

7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220 017452 000004
7221 017454 012737 000020 001164
7222
7223 017462 005077 161636
7224 017466 005077 161640
7225 017472 005077 161630
7226 017476 012777 000002 161620
7227 017504 012700 000036
7228
7229 017510 005277 161610
7230
7231 017514 005300
7232 017516 001376
7233
7234 017520 005077 161600
7235 017524 017737 161600 001124
7236
7237 017532 005077 161570
7238 017536 012777 000002 161560
7239 017544 012700 000036
7240
7241 017550 005277 161550
7242
7243 017554 005300
7244 017556 001376
7245
7246 017560 005077 161540
7247 017564 017737 161540 001126
7248
7249 017572 013700 001124
7250 017576 163700 001126
7251
7252
7253 017602 100001
7254 017604 005400
7255
7256 017606
7257 017606 020027 000002
7258
7259
7260 017612 003402

```

```

; /*
*****
*TEST 173 *TEST CLOCK A'S REPEATIBILITY AT 1MHZ RATE
*
*IN THIS TEST WE WILL CHECK 1MHZ REPEATABILITY OF
*CLOCK A (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +-2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*****
TEST173: SCOPE
MOV #20, $TIMES ;; DO 20 ITERATIONS
CLR @ASR ;/CLEAR CLOCK A.
CLR @BSR ;/CLEAR CLOCK B.
CLR @ABR ;/CLEAR CLOCK A'S BUFFER REG.
MOV #2, @ASR ;/SET RATE: 1MHZ.
MOV #30., RO ;/SET THE DELAY.
INC @ASR ;/ENABLE THE COUNTER TO COUNT
1$: DEC RO ;/DELAY.
BNE 1$
CLR @ASR ;/STOP THE CLOCK.
MOV @ACR, $GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR @ABR ;/RELOAD THE BUF. REG.
MOV #2, @ASR ;/SET RATE: 1MHZ.
MOV #30., RO ;/SET THE DELAY.
INC @ASR ;/ENABLE THE COUNTER TO COUNT.
2$: DEC RO ;/DELAY (SAME AS AT "1$").
BNE 2$
CLR @ASR ;/STOP THE CLOCK!
MOV @ACR, $BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT, RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT, RO ;/SUBTRACT THE SECOND COUNT VALUE
; /IN ORDER TO FIND OUT WHAT THE
; /VARIANCE WAS.
BPL 3$ ;/NOW WE WANT A POSITIVE VALUE
NEG RO ;/DO IF SUB WAS A NEG RESULT,
; /MAKE IT POSITIVE.
3$: CMP RO, #2 ;/DID THE TWO COUNTS UP VARY
; /MORE THAN 2?
BLE 4$ ;/NO - NEXT CHECK

```

7261

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7265 017E14 104020 ERROR 20 ;/ERROR - CLOCK A - 1MHZ REPEATABILITY
7266 ;/VARIANCE GREATER THAN 2.
7267

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7271 017616 000416 BR 6S
7272
7273 017620 012737 000001 001162 4S: MOV #1,STMPD ;/SET MINIMUM COUNT EXPECTED.
7274
7275 017626 023737 001162 001124 CMP STMPD,SGDDAT ;/DID 1ST COUNT = OR EXCEED MINIMUM
7276 ;/COUNT EXPECTED?
7277
7278 017634 003402 BLE 5S ;/BR IF YES - NEXT CHECK
7279

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7283 017636 104021 ERROR 21 ;/ERROR CLOCK A 1MHZ, MINIMUM
7284 ;/COUNT NOT REACHED DURING DELAY,
7285 ;/1ST COUNT PERIOD.
7286

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7290 017640 000405 BR 6S
7291
7292 017642 023737 001162 001126 5S: CMP STMPD,SBDDAT ;/DID 2ND COUNT = OR EXCEED MINIMUM
7293 ;/COUNT EXPECTED?
7294 017650 003401 BLE 6S ;/BR IF YES - NEXT TEST.
7295

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7299 017652 104022 ERROR 22 ;/ERROR CLOCK A 1MHZ, MINIMUM
7300 ;/COUNT NOT REACHED DURING DELAY,
7301 ;/SECOND COUNT PERIOD.
7302

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7306 017654 6S:
7307
7308
7309

;/#

```

*****
*TEST 174      *TEST CLOCK A'S REPEATIBILITY AT 100KHZ RATE
*
*IN THIS TEST WE WILL CHECK 100KHZ REPEATABILITY OF
*CLOCK A (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +-2.).
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*
*****

```

```

*ST174: SCOPE
MOV      #20, $TIMES      ;;DO 20 ITERATIONS
CLR      @ASR              ;/CLEAR CLOCK A.
CLR      @BSR              ;/CLEAR CLOCK B.
CLR      @ABR              ;/CLEAR CLOCK A'S BUFFER REG.
MOV      #4, @ASR          ;/SET RATE: 100KHZ.
MOV      #300., @R0        ;/SET THE DELAY.

INC      @ASR              ;/ENABLE THE COUNTER TO COUNT

1$:      DEC      @R0        ;/DELAY.
BNE      1$

CLR      @ASR              ;/STOP THE CLOCK.
MOV      @ACR, @SGDDAT     ;/READ THE COUNTER, STORE IN "SGDDAT".

CLR      @ABR              ;/RELOAD THE BUF. REG.
MOV      #4, @ASR          ;/SET RATE: 100KHZ.
MOV      #300., @R0        ;/SET THE DELAY.

INC      @ASR              ;/ENABLE THE COUNTER TO COUNT.

2$:      DEC      @R0        ;/DELAY (SAME AS AT "1$").
BNE      2$

CLR      @ASR              ;/STOP THE CLOCK!
MOV      @ACR, @SBDDAT     ;/READ THE COUNTER, STORE IN "SBDDAT".

MOV      @SGDDAT, @R0      ;/GET FIRST COUNT VALUE.
SUB      @SBDDAT, @R0      ;/SUBTRACT THE SECOND COUNT VALUE
                          ;/IN ORDER TO FIND OUT WHAT THE
                          ;/VARIANCE WAS.
BPL      3$                ;/NOW WE WANT A POSITIVE VALUE
NEG      @R0                ;/DO IF SUB WAS A NEG RESULT,
                          ;/MAKE IT POSITIVE.

3$:      CMP      @R0, #2    ;/DID THE TWO COUNTS UP VARY
                          ;/MORE THAN 2?

BLE      4$                ;/NO - NEXT CHECK

```

```

7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325 017654 000004
7326 017656 012737 000020 001164
7327
7328 017664 005077 161434
7329 017670 005077 161436
7330 017674 005077 161426
7331 017700 012777 000004 161416
7332 017706 012700 000454
7333
7334 017712 005277 161406
7335
7336 017716 005300
7337 017720 001376
7338
7339 017722 005077 161376
7340 017726 017737 161376 001124
7341
7342 017734 005077 161366
7343 017740 012777 000004 161356
7344 017746 012700 000454
7345
7346 017752 005277 161346
7347
7348 017756 005300
7349 017760 001376
7350
7351 017762 005077 161336
7352 017766 017737 161336 001126
7353
7354 017774 013700 001124
7355 020000 163700 001126
7356
7357
7358 020004 100001
7359 020006 005400
7360
7361 020010
7362 020010 020027 000002
7363
7364
7365 020014 003402

```


;/#

7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470

020056 000004
020060 012737 000020 001164
020066 005077 161232
020072 005077 161234
020076 005077 161224
020102 012777 000006 161214
020110 012700 005670
020114 005277 161204
020120 005300
020122 001376
020124 005077 161174
020130 017737 161174 001124
020136 005077 161164
020142 012777 000006 161154
020150 012700 005670
020154 005277 161144
020160 005300
020162 001376
020164 005077 161134
020170 017737 161134 001126
020176 013700 001124
020202 163700 001126
020206 100001
020210 005400
020212
020212 020027 000002
020216 003402

```
*****
*TEST 175 *TEST CLOCK A'S REPEATIBILITY AT 10KHZ RATE
*
*IN THIS TEST WE WILL CHECK 10KHZ REPEATABILITY OF
*CLOCK A (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +-2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*****
†ST175: SCOPE
MOV #20,STIMES ;;DO 20 ITERATIONS
CLR JASR ;/CLEAR CLOCK A.
CLR JBSR ;/CLEAR CLOCK B.
CLR JABR ;/CLEAR CLOCK A'S BUFFER REG.
MOV #6,JASR ;/SET RATE: 10KHZ.
MOV #3000.,RO ;/SET THE DELAY.
INC JASR ;/ENABLE THE COUNTER TO COUNT
15: DEC RO ;/DELAY.
BNE 15
CLR JASR ;/STOP THE CLOCK.
MOV JACR,$GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR JABR ;/RELOAD THE BUF. REG.
MOV #6,JASR ;/SET RATE: 10KHZ.
MOV #3000.,RO ;/SET THE DELAY.
INC JASR ;/ENABLE THE COUNTER TO COUNT.
25: DEC RO ;/DELAY (SAME AS AT "15").
BNE 25
CLR JASR ;/STOP THE CLOCK!
MOV JACR,$BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT,RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT,RO ;/SUBTRACT THE SECOND COUNT VALUE
;IN ORDER TO FIND OUT WHAT THE
;VARIANCE WAS.
;NOW WE WANT A POSITIVE VALUE
;DO IF SUB WAS A NEG RESULT,
;MAKE IT POSITIVE.
35: CMP RO,#2 ;/DID THE TWO COUNTS UP VARY
;MORE THAN 2?
BLE 45 ;/NO - NEXT CHECK
```


;/*

7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575

020260 000004
020262 012737 000020 001164
020270 005077 161030
020274 005077 161032
020300 005077 161022
020304 012777 000010 161012
020312 012700 072460
020316 005277 161002
020322 005300
020324 001376
020326 005077 160772
020332 017737 160772 001124
020340 005077 160762
020344 012777 000010 160752
020352 012700 072460
020356 005277 160742
020362 005300
020364 001376
020366 005077 160732
020372 017737 160732 001126
020400 013700 001124
020404 163700 001126
020410 100001
020412 005400
020414
020414 020027 000002
020420 003402

```
*****
*TEST 176      *TEST CLOCK A'S REPEATIBILITY AT 1KHZ RATE
*
*IN THIS TEST WE WILL CHECK 1KHZ REPEATABILITY OF
*CLOCK A (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +-2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*****
†ST176: SCOPE
MOV      #20, $TIMES      ;;DO 20 ITERATIONS
CLR      @ASR             ;/CLEAR CLOCK A.
CLR      @BSR             ;/CLEAR CLOCK B.
CLR      @ABR             ;/CLEAR CLOCK A'S BUFFER REG.
MOV      #10, @ASR        ;/SET RATE: 1KHZ.
MOV      #30000., RO      ;/SET THE DELAY.
INC      @ASR             ;/ENABLE THE COUNTER TO COUNT
1$:      DEC      RO      ;/DELAY.
        BNE      1$
CLR      @ASR             ;/STOP THE CLOCK.
MOV      @ACR, $GDDAT     ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR      @ABR             ;/RELOAD THE BUF. REG.
MOV      #10, @ASR        ;/SET RATE: 1KHZ.
MOV      #30000., RO      ;/SET THE DELAY.
INC      @ASR             ;/ENABLE THE COUNTER TO COUNT.
2$:      DEC      RO      ;/DELAY (SAME AS AT "1$").
        BNE      2$
CLR      @ASR             ;/STOP THE CLOCK!
MOV      @ACR, $BDDAT     ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV      $GDDAT, RO       ;/GET FIRST COUNT VALUE.
SUB      $BDDAT, RO       ;/SUBTRACT THE SECOND COUNT VALUE
        ;/IN ORDER TO FIND OUT WHAT THE
        ;/VARIANCE WAS.
        BPL      3$       ;/NOW WE WANT A POSITIVE VALUE
        NEG      RO       ;/DO IF SUB WAS A NEG RESULT,
        ;/MAKE IT POSITIVE.
3$:      CMP      RO, #2   ;/DID THE TWO COUNTS UP VARY
        ;/MORE THAN 2?
        BLE      4$       ;/NO - NEXT CHECK
```

K13

MAINDEC-11-DZKWK-A
DZKWK.CMB T176

MACY11 27(732) 26-OCT-76 10:49 PAGE 166
*TEST CLOCK A'S REPEATIBILITY AT 1KHZ RATE

7576

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7580
7581
7582

020422 104020

ERROR 20

;/ERROR - CLOCK A - 1KHZ REPEATABILITY
;/VARIANCE GREATER THAN 2.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7586
7587
7588
7589
7590
7591
7592
7593
7594

020424 000416
020426 012737 000001 001162 4S:
020434 023737 001162 001124

BR 6S

MOV #1,STMPD

CMP STMPD,\$GDDAT

BLE 5S

;/SET MINIMUM COUNT EXPECTED.

;/DID 1ST COUNT = OR EXCEED MINIMUM
;/COUNT EXPECTED?

;/BR IF YES - NEXT CHECK

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7598
7599
7600
7601

020444 104021

ERROR 21

;/ERROR CLOCK A 1KHZ, MINIMUM
;/COUNT NOT REACHED DURING DELAY,
;/1ST COUNT PERIOD.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7605
7606
7607
7608
7609
7610

020446 000405
020450 023737 001162 001126 5S:
020456 003401

BR 6S

CMP STMPD,\$BDDAT

BLE 6S

;/DID 2ND COUNT = OR EXCEED MINIMUM
;/COUNT EXPECTED?
;/BR IF YES - NEXT TEST.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7614
7615
7616
7617

020460 104022

ERROR 22

;/ERROR CLOCK A 1KHZ, MINIMUM
;/COUNT NOT REACHED DURING DELAY,
;/SECOND COUNT PERIOD.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

7621
7622
7623
7624

020462

6S:


```

7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640 020462 000004
7641 020464 012737 000020 001164
7642
7643 020472 005077 160626
7644 020476 005077 160630
7645 020502 005077 160620
7646 020506 012777 000012 160610
7647 020514 012700 177777
7648
7649 020520 005277 160600
7650
7651 020524 005300 15:
7652 020526 001376 BNE
7653
7654 020530 005077 160570
7655 020534 017737 160570 001124
7656
7657 020542 005077 160560
7658 020546 012777 000012 160550
7659 020554 012700 177777
7660
7661 020560 005277 160540
7662
7663 020564 005300 25:
7664 020566 001376 BNE
7665
7666 020570 005077 160530
7667 020574 017737 160530 001126
7668
7669 020602 013700 001124
7670 020606 163700 001126
7671
7672
7673 020612 100001
7674 020614 005400
7675
7676 020616 35:
7677 020616 020027 000002
7678
7679
7680 020622 003402

```

```

;/#
;*****
;TEST 177 *TEST CLOCK A'S REPEATIBILITY AT 100HZ RATE
;
;IN THIS TEST WE WILL CHECK 100HZ REPEATABILITY OF
;CLOCK A (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
;VALUE DURING THE SAME TIME SPACE TWICE +-2.).
;WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
;DURING THE TIME PERIOD.
;
; PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
;*****
;ST177: SCOPE
MOV #20,STIMES ;;DO 20 ITERATIONS
CLR @ASR ;/CLEAR CLOCK A.
CLR @BSR ;/CLEAR CLOCK B.
CLR @ABR ;/CLEAR CLOCK A'S BUFFER REG.
MOV #12,@ASR ;/SET RATE: 100HZ.
MOV #-1,RO ;/SET THE DELAY.
INC @ASR ;/ENABLE THE COUNTER TO COUNT
15: DEC RO ;/DELAY.
BNE 15
CLR @ASR ;/STOP THE CLOCK.
MOV @ACR,$GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR @ABR ;/RELOAD THE BUF. REG.
MOV #12,@ASR ;/SET RATE: 100HZ.
MOV #-1,RO ;/SET THE DELAY.
INC @ASR ;/ENABLE THE COUNTER TO COUNT.
25: DEC RO ;/DELAY (SAME AS AT "15").
BNE 25
CLR @ASR ;/STOP THE CLOCK!
MOV @ACR,$BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT,RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT,RO ;/SUBTRACT THE SECOND COUNT VALUE
;IN ORDER TO FIND OUT WHAT THE
;/VARIANCE WAS.
BPL 35 ;/NOW WE WANT A POSITIVE VALUE
NEG RO ;/DO IF SUB WAS A NEG RESULT,
;MAKE IT POSITIVE.
35: CMP RO,#2 ;/DID THE TWO COUNTS UP VARY
;MORE THAN 2?
BLE 45 ;/NO - NEXT CHECK

```

7681

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7685
7686
7687

020624 104020 ERROR 20 ;/ERROR - CLOCK A - 100HZ REPEATABILITY
;/VARIENCE GREATER THAN 2.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7691
7692
7693
7694
7695
7696
7697
7698
7699

020626 000416 BR 65
020630 012737 000001 001162 45: MOV #1,\$TMPD ;/SET MINIMUM COUNT EXPECTED.
020636 023737 001162 001124 CMP \$TMPD,\$GDDAT ;/DID 1ST COUNT = OR EXCEED MINIMUM
;/COUNT EXPECTED?
020644 003402 BLE 55 ;/BR IF YES - NEXT CHECK

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7703
7704
7705
7706

020646 104021 ERROR 21 ;/ERROR CLOCK A 100HZ, MINIMUM
;/COUNT NOT REACHED DURING DELAY,
;/1ST COUNT PERIOD.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7710
7711
7712
7713
7714
7715

020650 000405 BR 65
020652 023737 001162 001126 55: CMP \$TMPD,\$BDDAT ;/DID 2ND COUNT = OR EXCEED MINIMUM
;/COUNT EXPECTED?
020660 003401 BLE 65 ;/BR IF YES - NEXT TEST.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7719
7720
7721
7722

020662 104022 ERROR 22 ;/ERROR CLOCK A 100HZ, MINIMUM
;/COUNT NOT REACHED DURING DELAY,
;/SECOND COUNT PERIOD.

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7726
7727
7728
7729

020664 65:

7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859

021042 000004
021044 012737 000020 001164
021052 005077 160254
021056 005077 160242
021062 005077 160246
021066 012777 004040 160236
021074 052777 000006 160230
021102 005277 160224
021106 012700 177634
021112 052777 004000 160204 15:
021120 005777 160212
021124 001002
021126 005200
021130 001370
021132 012737 000001 001124 105:
021140 017737 160172 001126
021146 023737 001126 001124
021154 001402

;/#

*TEST 201 *TEST CLOCK B'S 10KHZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 10KHZ DIVIDER WILL DIVIDE 100KHZ
*BY 10 TO GIVE US A "10KHZ CLK" L PULSE.
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE,
*ENABLE CLOCK B "FEED B TO A" TO ROUTE CLOCK A'S 1MHZ PULSES, AND
*GENERATE 100. "1MHZ CLK" H PULSES WHICH GIVES US 10 100KHZ
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 10KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 100KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 10KHZ PULSE.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
*

```
ST201: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR $BSR ;/CLEAR CLOCK B.
CLR $ASR ;/CLEAR CLOCK A.
CLR $BSR ;/CLEAR B'S BUFFER + COUNT REGS.
MOV #BIT11:BITS, $BSR ;/DISABLE THE 1MHZ OSC.
BIS #6, $BSR ;/RATE: 10KHZ
INC $BSR ;/ENABLE CLOCK B.
MOV #-100., RO ;/SET TO GENERATE 100. 1MHZ PULSES

BIS #BIT11, $ASR ;/GENERATE 1 1MHZ PULSE
TST $BCR ;/HAS THE COUNTER ADVANCED?
JNE 105 ;/EXIT LOOP IF SO.
;NOTE: WHEN WE DISABLED THE 1 MHZ.
; OSC., THE DIVIDER COULD HAVE
; HAD ANY COUNT IN IT.
;/AFTER THIS LOOP, WE SHOULD BE SUNK.

INC RO ;/DONE 100. 1MHZ PULSES?
BNE 15 ;/IF NOT - DO ANOTHER.

MOV #1, $GDDAT ;/SET FOR ERROR TYPEOUT IF NEEDED.
MOV $BCR, $BDDAT ;/READ THE COUNTER
CMP $BDDAT, $GDDAT ;/DID THE COUNTER ADVANCE ONCE?
BEQ 25 ;/IF YES - NEXT CHECK
```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7863 021156 104015 ERROR 15 ;/ERROR - CLOCK B - 10KHZ - PULSE
7864 ;/NOT GENERATED WHEN 10 100KHZ PULSE
7865 ;/WERE GENERATED.
7866

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS

7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941

021220 000004
021222 012737 000020 001164
021230 005077 160076
021234 005077 160064
021240 005077 160070
021244 012777 004040 160060
021252 052777 000010 160052
021260 005277 160046
021264 012700 176030
021270 052777 004000 160026 15:
021276 005777 160034
021302 001002
021304 005200
021306 001370
021310 012737 000001 001124 10\$:
021316 017737 160014 001126
021324 023737 001126 001124
021332 001402
021334 104015

```
;/#
;*****
;*TEST 202 *TEST CLOCK B'S 1KHZ DIVIDER
;*
;*IN THIS TEST WE'LL SEE IF THE 1KHZ DIVIDER WILL DIVIDE 10KHZ
;*BY 10 TO GIVE US A "1KHZ CLK" L PULSE.
;*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE,
;*ENABLE CLOCK B "FEED B TO A" TO ROUTE CLOCK A'S 1MHZ PULSES, AND
;*GENERATE 1000. "1MHZ CLK" H PULSES WHICH GIVES US 10 10KHZ
;*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 1KHZ
;*PULSES.
;*THEN WE'LL GENERATE 9 MORE 10KHZ PULSES AND MAKE
;*SURE THAT WE DON'T GET ANOTHER 1KHZ PULSE.
;*
;*
;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
;*
;*****
†ST202: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR $BSR ;/CLEAR CLOCK B.
CLR $ASR ;/CLEAR CLOCK A.
CLR $BBR ;/CLEAR B'S BUFFER + COUNT REGS.
MOV $BIT11!BITS, $BSR ;/DISABLE THE 1MHZ OSC.
BIS #10, $BSR ;/RATE: 1KHZ
INC $BSR ;/ENABLE CLOCK B.
MOV #-1000., RO ;/SET TO GENERATE 1000. 1MHZ PULSES
BIS $BIT11, $ASR ;/GENERATE 1 1MHZ PULSE
TST $BCR ;/HAS THE COUNTER ADVANCED?
BNE 10$ ;/EXIT LOOP IF SO.
;/NOTE: WHEN WE DISABLED THE 1 MHZ.
;/ OSC. THE DIVIDER COULD HAVE
;/ HAD ANY COUNT IN IT.
;/AFTER THIS LOOP, WE SHOULD BE SUNK.
INC RO ;/DONE 1000. 1MHZ PULSES?
BNE 15 ;/IF NOT - DO ANOTHER.
MOV #1, $GDDAT ;/SET FOR ERROR TYPEOUT IF NEEDED.
MOV $BCR, $BDDAT ;/READ THE COUNTER
CMP $BDDAT, $GDDAT ;/DID THE COUNTER ADVANCE ONCE?
BEQ 2$ ;/IF YES - NEXT CHECK
```

::: \$ ERROR << \$

7945
7946
7947
7948

ERROR 15

```
;/ERROR - CLOCK B - 1KHZ - PULSE
;/NOT GENERATED WHEN 10 10KHZ PULSE
;/WERE GENERATED.
```

::: \$ ERROR << \$


```

8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078 021554 000004
8079 021556 012737 000020 001164
8080
8081 021564 005077 157534
8082 021570 005077 157536
8083 021574 005077 157534
8084 021600 012777 000002 157524
8085 021606 012700 000036
8086
8087 021612 005277 157514
8088
8089 021616 005300
8090 021620 001376
8091
8092 021622 042777 000016 157502
8093 021630 017737 157502 001124
8094
8095 021636 005077 157472
8096 021642 012777 000002 157462
8097 021650 012700 000036
8098
8099 021654 005277 157452
8100
8101 021660 005300
8102 021662 001376
8103
8104 021664 042777 000016 157440
8105 021672 017737 157440 001126
8106
8107 021700 013700 001124
8108 021704 163700 001126
8109
8110
8111 021710 100001
8112 021712 005400
8113
8114 021714
8115 021714 020027 000002
8116
8117 021720 003402
8118

```

```

; /*
*****
*TEST 204 *TEST CLOCK B'S REPEATIBILITY AT 1MHZ RATE
*
*IN THIS TEST WE WILL CHECK 1MHZ REPEATABILITY OF
*CLOCK B (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +- 2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*****
†ST204: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR @ASR ;/CLEAR CLOCK A.
CLR @BSR ;/CLEAR CLOCK B.
CLR @BBR ;/CLEAR CLOCK B'S BUFFER REG.
MOV #2, @BSR ;/SET RATE: 1MHZ.
MOV #30., RO ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
1$: DEC RO ;/DELAYL
BNE 1$
BIC #16, @BSR ;/STOP THE CLOCK.
MOV @BCR, $GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR @BBR ;/RELOAD THE BUF. REG.
MOV #2, @BSR ;/SET RATE: 1MHZ.
MOV #30., RO ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
2$: DEC RO ;/DELAY (SAME AS AT 1$)
BNE 2$
BIC #16, @BSR ;/STOP THE CLOCK!
MOV @BCR, $BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT, RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT, RO ;/SUBTRACT THE SECOND COUNT VALUE
;IN ORDER TO FIND OUT WHAT THE
;VARIANCE WAS.
BPL 3$ ;NOW WE WANT A POSITIVE VALUE
NEG RO ;DO IF SUB WAS A NEG RESULT
;MAKE IT POSITIVE.
3$: CMP RO, #2 ;/DID THE TWO COUNT UPS VARY
;MORE THAN 2?
BLE 4$ ;NO - NEXT CHECK

```


8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221

021766 000004
021770 012737 000020 001164
021776 005077 157322
022002 005077 157324
022006 005077 157322
022012 012777 000004 157312
022020 012700 000454
022024 005277 157302
022030 005300
022032 001376
022034 042777 000016 157270
022042 017737 157270 001124
022050 005077 157260
022054 012777 000004 157250
022062 012700 000454
022066 005277 157240
022072 005300
022074 001376
022076 042777 000016 157226
022104 017737 157226 001126
022112 013700 001124
022116 163700 001126
022122 100001
022124 005400
022126
022126 020027 000002
022132 003402

```
;/#
*****
*TEST 205 *TEST CLOCK B'S REPEATIBILITY AT 100HKZ RATE
*
*IN THIS TEST WE WILL CHECK 100HKZ REPEATABILITY OF
*CLOCK B (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +- 2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*****
TST205: SCOPE
MOV #20, $TIMES ;;DO 20 ITERATIONS
CLR @ASR ;/CLEAR CLOCK A.
CLR @BSR ;/CLEAR CLOCK B.
CLR @BBR ;/CLEAR CLOCK B'S BUFFER REG.
MOV #4, @BSR ;/SET RATE: 100HKZ.
MOV #300., RO ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
1$: DEC RO ;/DELAYL
BNE 1$
BIC #16, @BSR ;/STOP THE CLOCK.
MOV @BCR, $GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR @BBR ;/RELOAD THE BUF. REG.
MOV #4, @BSR ;/SET RATE: 100HKZ.
MOV #300., RO ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
2$: DEC RO ;/DELAY (SAME AS AT 1$)
BNE 2$
BIC #16, @BSR ;/STOP THE CLOCK!
MOV @BCR, $BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT, RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT, RO ;/SUBTRACT THE SECOND COUNT VALUE
; /IN ORDER TO FIND OUT WHAT THE
; /VARIENCE WAS.
BPL 3$ ;/NOW WE WANT A POSITIVE VALUE
NEG RO ;/DO IF SUB WAS A NEG RESULT
3$: CMP RO, #2 ;/DID THE TWO COUNT UPS VARY
; /MORE THAN 2?
BLE 4$ ;/NO - NEXT CHECK
```


8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324

022200 000004
022202 012737 000020 001164
022210 005077 157110
022214 005077 157112
022220 005077 157110
022224 012777 000006 157100
022232 012700 005670
022236 005277 157070
022242 005300
022244 001376
022246 042777 000016 157056
022254 017737 157056 001124
022262 005077 157046
022266 012777 000006 157036
022274 012700 005670
022300 005277 157026
022304 005300
022306 001376
022310 042777 000016 157014
022316 017737 157014 001126
022324 013700 001124
022330 163700 001126
022334 100001
022336 005400
022340
022340 020027 000002
022344 003402

```
;/#
*****
*TEST 206 *TEST CLOCK B'S REPEATIBILITY AT 10KHZ RATE
*
*IN THIS TEST WE WILL CHECK 10KHZ REPEATABILITY OF
*CLOCK B (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +- 2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*****
*ST206: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
CLR @ASR ;/CLEAR CLOCK A.
CLR @BSR ;/CLEAR CLOCK B.
CLR @BBR ;/CLEAR CLOCK B'S BUFFER REG.
MOV #6,@BSR ;/SET RATE: 10KHZ.
MOV #3000.,R0 ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
1$: DEC R0 ;/DELAYL
BNE 1$
BIC #16,@BSR ;/STOP THE CLOCK.
MOV @BCR,$GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR @BBR ;/RELOAD THE BUF. REG.
MOV #6,@BSR ;/SET RATE: 10KHZ.
MOV #3000.,R0 ;/SET THE DELAY.
INC @BSR ;/ENABLE THE COUNTER TO COUNT.
2$: DEC R0 ;/DELAY (SAME AS AT 1$)
BNE 2$
BIC #16,@BSR ;/STOP THE CLOCK!
MOV @BCR,$BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT,R0 ;/GET FIRST COUNT VALUE.
SUB $BDDAT,R0 ;/SUBTRACT THE SECOND COUNT VALUE
;IN ORDER TO FIND OUT WHAT THE
;VARIENCE WAS.
BPL 3$ ;/NOW WE WANT A POSITIVE VALUE
NEG R0 ;/DO IF SUB WAS A NEG RESULT
;MAKE IT POSITIVE.
3$: CMP R0,#2 ;/DID THE TWO COUNT UPS VARY
;MORE THAN 2?
BLE 4$ ;/NO - NEXT CHECK
```


8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427

```

022412 000004
022414 012737 000020 001164
022422 005077 156676
022426 005077 156700
022432 005077 156676
022436 012777 000010 156666
022444 012700 072460
022450 005277 156656
022454 005300
022456 001376
022460 042777 000016 156644
022466 017737 156644 001124
022474 005077 156634
022500 012777 000010 156624
022506 012700 072460
022512 005277 156614
022516 005300
022520 001376
022522 042777 000016 156602
022530 017737 156602 001126
022536 013700 001124
022542 163700 001126
022546 100001
022550 005400
022552
022552 020027 000002
022556 003402

```

```

; /#
*****
*TEST 207 *TEST CLOCK B'S REPEATIBILITY AT 1KHZ RATE
*
*IN THIS TEST WE WILL CHECK 1KHZ REPEATABILITY OF
*CLOCK B (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +- 2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*****
*ST207: SCOPE
MOV #20, $TIMES ;; DO 20 ITERATIONS
CLR #2, $SR ;; /CLEAR CLOCK A.
CLR #2, $BR ;; /CLEAR CLOCK B.
CLR #2, $BR ;; /CLEAR CLOCK B'S BUFFER REG.
MOV #10, $BRP ;; /SET RATE: 1KHZ.
MOV #30000., $R0 ;; /SET THE DELAY.
INC #2, $SR ;; /ENABLE THE COUNTER TO COUNT.
1$: DEC $R0 ;; /DELAY
BNE 1$
BIC #16, $BR ;; /STOP THE CLOCK.
MOV #2, $BR, $GDDAT ;; /READ THE COUNTER, STORE IN "$GDDAT".
CLR #2, $BR ;; /RELOAD THE BUF. REG.
MOV #10, $BRP ;; /SET RATE: 1KHZ.
MOV #30000., $R0 ;; /SET THE DELAY.
INC #2, $SR ;; /ENABLE THE COUNTER TO COUNT.
2$: DEC $R0 ;; /DELAY (SAME AS AT 1$)
BNE 2$
BIC #16, $BR ;; /STOP THE CLOCK!
MOV #2, $BR, $BDDAT ;; /READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT, $R0 ;; /GET FIRST COUNT VALUE.
SUB $BDDAT, $R0 ;; /SUBTRACT THE SECOND COUNT VALUE
;; /IN ORDER TO FIND OUT WHAT THE
;; /VARIANCE WAS.
BPL #3 ;; /NOW WE WANT A POSITIVE VALUE
NEG $R0 ;; /DO IF SUB WAS A NEG RESULT
3$: CMP $R0, #2 ;; /DID THE TWO COUNT UPS VARY
;; /MORE THAN 2?
BLE #4 ;; /NO - NEXT CHECK

```

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8431 022560 104023 ERROR 23 ;/ERROR - CLOCK B - 1KHZ REPEATABILITY
8432 ;/VARIANCE GREATER THAN 2.
8433

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8437 022562 000416 BR 65
8438
8439 022564 012737 000001 001162 45: MOV #1,STMPO ;/SET MINIMUM COUNT EXPECTED.
8440
8441 022572 023737 001162 001124 CMP STMPO,\$GDDAT ;/DID 1ST COUNT = OR EXCEED MINIMUM
8442 ;/COUNT EXPECTED?
8443
8444 022600 003402 BLE 55 ;/BR IF YES - NEXT CHECK
8445

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8449 022602 104024 ERROR 24 ;/ERROR CLOCK B 1KHZ, MINIMUM
8450 ;/COUNT NOT REACHED DURING DELAY
8451 ;/1ST COUNT PERIOD.
8452

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8456 022604 000405 BR 65
8457
8458 022606 023737 001162 001126 55: CMP STMPO,\$BDDAT ;/DID 2ND COUNT = OR EXCEED MINIMUM
8459 ;/COUNT EXPECTED?
8460 022614 003401 BLE 65 ;/BR IF YES - NEXT TEST.
8461

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8465 022616 104025 ERROR 25 ;/ERROR CLOCK B 1KHZ, MINIMUM
8466 ;/COUNT NOT REACHED DURING DELAY
8467 ;/SECOND COUNT PERIOD.
8468

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8472 022620 005077 156506 65: CLR \$BSR ;/LEAR THE CLOCK.
8473
8474

```

8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490 022624 000004
8491 022626 012737 000020 001164
8492
8493 022634 005077 156464
8494 022640 005077 156466
8495 022644 005077 156464
8496 022650 012777 000012 156454
8497 022656 012700 177777
8498
8499 022662 005277 156444
8500
8501 022666 005300
8502 022670 001376
8503
8504 022672 042777 000016 156432
8505 022700 017737 156432 001124
8506
8507 022706 005077 156422
8508 022712 012777 000012 156412
8509 022720 012700 177777
8510
8511 022724 005277 156402
8512
8513 022730 005300
8514 022732 001376
8515
8516 022734 042777 000016 156370
8517 022742 017737 156370 001126
8518
8519 022750 013700 001124
8520 022754 163700 001126
8521
8522
8523 022760 100001
8524 022762 005400
8525
8526 022764
8527 022764 020027 000002
8528
8529 022770 003402
8530

```

```

; /*
*****
*TEST 210 *TEST CLOCK B'S REPEATIBILITY AT 100HZ RATE
*
*IN THIS TEST WE WILL CHECK 100HZ REPEATABILITY OF
*CLOCK B (THE ABILITY OF THE CLOCK TO COUNT TO THE SAME
*VALUE DURING THE SAME TIME SPACE TWICE +- 2.)
*WE'LL ALSO CHECK TO MAKE SURE THAT IT MAKES 1 COUNT(S)
*DURING THE TIME PERIOD.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*****
†ST210: SCOPE
MOV #20,STIMES ;;DO 20 ITERATIONS
CLR JASR ;/CLEAR CLOCK A.
CLR JBSR ;/CLEAR CLOCK B.
CLR JBSR ;/CLEAR CLOCK B'S BUFFER REG.
MOV #12,JBSR ;/SET RATE: 100HZ.
MOV #-1,RO ;/SET THE DELAY.
INC JBSR ;/ENABLE THE COUNTER TO COUNT.
1$: DEC RO ;/DELAYL
BNE 1$
BIC #16,JBSR ;/STOP THE CLOCK.
MOV JBCR,$GDDAT ;/READ THE COUNTER, STORE IN "$GDDAT".
CLR JBSR ;/RELOAD THE BUF. REG.
MOV #12,JBSR ;/SET RATE: 100HZ.
MOV #-1,RO ;/SET THE DELAY.
INC JBSR ;/ENABLE THE COUNTER TO COUNT.
2$: DEC RO ;/DELAY (SAME AS AT 1$)
BNE 2$
BIC #16,JBSR ;/STOP THE CLOCK!
MOV JBCR,$BDDAT ;/READ THE COUNTER, STORE IN "$BDDAT".
MOV $GDDAT,RO ;/GET FIRST COUNT VALUE.
SUB $BDDAT,RO ;/SUBTRACT THE SECOND COUNT VALUE
; /IN ORDER TO FIND OUT WHAT THE
; /VARIENCE WAS.
BPL 3$ ;/NOW WE WANT A POSITIVE VALUE
NEG RO ;/DO IF SUB WAS A NEG RESULT
; /MAKE IT POSITIVE.
3$: CMP RO,#2 ;/DID THE TWO COUNT UPS VARY
; /MORE THAN 2?
BLE 4$ ;/NO - NEXT CHECK

```


MAINDEC-11-DZKWK-A
DZKWK.CMB

T210

MACY11 27(732) 26-OCT-76 10:49 PAGE 187
*TEST CLOCK B'S REPEATIBILITY AT 100HZ RATE

8587									
8588	023046	062737	000040	001324	ADD	#40,ASR			; YES ADD TO BASE ADDR.
8589	023054	013746	000004		MOV	ERRVEC, -(6)			; SAVE CONTENTS OF LOC 4.
8590	023060	012737	023220	000004	MOV	#1\$,ERRVEC			; SET UP IN CASE NO MORE CLOCKS.
8591									
8592	023066	005777	156232		TST	ASR			; TIME OUT HERE IF NO MORE CLOCKS.
8593									
8594									
8595	023072	104400	023100		TYPE	65\$; IF HERE, ANOTHER CLOCK FOUND.
8596	023076	000405			BR	64\$; TYPE ASCIZ STRING
8597									; GET OVER THE ASCIZ
8598	023112				;;65\$:	.ASCIZ	<15><12>"UNIT #"		
8599	023112	013746	001210		64\$:				
8600	023116	104401			MOV	\$DEVCT, -(SP)			; SAVE \$DEVCT FOR TYPEOUT
8601	023120	104400	023126		TYPOC				; GO TYPE--OCTAL ASCII(ALL DIGITS)
8602	023124	000406			TYPE	67\$; TYPE ASCIZ STRING
8603					BR	66\$; GET OVER THE ASCIZ
8604	023142				;;67\$:	.ASCIZ	" COMPLETED "		
8605	023142	005237	001210		66\$:				
8606	023146	104400	023154		INC	\$DEVCT			
8607	023152	000410			TYPE	69\$; TYPE ASCIZ STRING
8608					BR	68\$; GET OVER THE ASCIZ
8609	023174				;;69\$:	.ASCIZ	" TESTING UNIT #"		
8610	023174	013746	001210		68\$:				
8611	023200	104401			MOV	\$DEVCT, -(SP)			; SAVE \$DEVCT FOR TYPEOUT
8612	023202	012637	000004		TYPOC				; GO TYPE--OCTAL ASCII(ALL DIGITS)
8613	023206	062737	000040	001340	MOV	(6)+,ERRVEC			; RESTORE LOC 4.
8614	023214	000137	002174		ADD	#40,AVECT			; UPDATE VECTOR ADDR.
8615					JMP	LOOP			; TEST NEW UNIT.
8616	023220				1\$:				
8617	023220	062706	000004		ADD	#4,R6			; ADD #4 TO THE STACK POINTER
8618	023224	012637	000004		MOV	(6)+,ERRVEC			; RESTORE LOC 4
8619	023230	022737	000001	001210	CMP	#1,\$DEVCT			; TESTED ONLY ONE UNIT?
8620	023236	001424			BEG	2\$; YES-NO NEED FOR TYPEOUT.
8621									
8622	023240	104400	023246		TYPE	71\$; TYPE ASCIZ STRING
8623	023244	000405			BR	70\$; GET OVER THE ASCIZ
8624					;;71\$:	.ASCIZ	<15><12>"UNIT #"		
8625	023260				70\$:				
8626	023260	013746	001210		MOV	\$DEVCT, -(SP)			; SAVE \$DEVCT FOR TYPEOUT
8627	023264	104401			TYPOC				; GO TYPE--OCTAL ASCII(ALL DIGITS)
8628	023266	104400	023274		TYPE	73\$; TYPE ASCIZ STRING
8629	023272	000406			BR	72\$; GET OVER THE ASCIZ
8630					;;73\$:	.ASCIZ	" COMPLETED "		
8631	023310				72\$:				
8632									
8633	023310	013737	001254	001324	2\$:	MOV	\$BASE,ASR		
8634	023316	013737	001250	001340	MOV	\$VECT1,AVECT			
8635	023324	013737	001252	001350	MOV	\$PRIOR,APRITY			
8636	023332	012737	000001	001210	MOV	#1,\$DEVCT			
8637									
8638									
8639						.SBTTL			
8640									
8641									
2642						.SBTTL	END OF PASS ROUTINE		

8643
8644
8645
8646
8647
8648
8649
8650
8651 023340
8652 023340 000240
8653 023342 005037 001102
8654 023346 005037 001164
8655 023352 005237 001206
8656 023356 042737 100000 001206
8657 023364 005327
8658 023366 000001
8659 023370 003015
8660 023372 012737
8661 023374 000001
8662 023376 023366
8663 023400 104400 023433
8664 023404 013700 000042
8665 023410 001405
8666 023412 000005
8667 023414 004710
8668 023416 000240
8669 023420 000240
8670 023422 000240
8671 023424
8672 023424 000137
8673 023426 002174
8674 023430 377 377 000
8675 023433 015 042412 042116
8676 023440 050040 051501 000123
8677
8678

*INCREMENT THE PASS NUMBER (\$PASS)
*TYPE "END PASS"
*IF THERES A MONITOR GO TO IT
*IF THERE ISN'T JUMP TO LOOP
*IF IT IS DESIRED TO HAVE A BELL INDICATE THE "END OF PASS" LOCATION
*SENDMG CAN BE CHANGED TO ?.

\$EOP: NOP
 CLR \$STNM ;; ZERO THE TEST NUMBER
 CLR \$TIMES ;; ZERO THE NUMBER OF ITERATIONS
 INC \$PASS ;; INCREMENT THE PASS NUMBER
 BIC #100000,\$PASS ;; DON'T ALLOW A NEG. NUMBER
 DEC (PC)+ ;; LOOP?
\$EOPCT: .WORD 1
 BGT \$DOAGN ;; YES
 MOV (PC)+,@(PC)+ ;; RESTORE COUNTER
\$ENDCT: .WORD 1
 \$EOPCT
 TYPE \$SENDMG ;; TYPE "END PASS"
\$GET42: MOV #42,R0 ;; GET MONITOR ADDRESS
 BEQ \$DOAGN ;; BRANCH IF NO MONITOR
 RESET ;; CLEAR THE WORLD
\$ENDAD: JSR PC,(R0) ;; GO TO MONITOR
 NOP ;; SAVE ROOM
 NOP ;; FOR
 NOP ;; ACT11
\$DOAGN: JMP @(PC)+ ;; RETURN
\$RTNAD: .WORD LOOP
\$ENULL: .BYTE -1,-1,0 ;; NULL CHARACTER STRING
\$SENDMG: .ASCIZ <15><12>/END PASS/

.SBTTL *

8735
8736 023506 104000 ERROR ;ERRJR "SCHMITT TRIG 1" IN NOT
8737 ;RECEIVED. HAVE YOU WIRED IT RIGHT?
8738

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

8742 023510 3S:
8743
8744 023510 032777 020000 155420 BIT #BIT13, 2SWR ;/INHIBIT "*" TYPEOUT?
8745 023516 001360 BNE 2S ;/YES - IGNORE ANY UPDATES.
8746
8747 023520 005237 001104 INC \$ICNT ;/UPDATE COUNT.
8748 023524 001355 BNE 2S ;/IF NOT DONE 65,324 TIMES,
8749 ;/DO IT AGAIN.
8750

8751 023526 104400 023534 TYPE 65S
8752 023532 000401 BR 64S ;;TYPE ASCIZ STRING
8753 ;;GET OVER THE ASCIZ
8754 023536 ;:65S:
8755 ;64S:
8756 023536 005237 001206 INC \$PASS ;/DONE 60 PASSES?
8757 023542 100746 BMI 2S ;/NO - NO NEED FOR CR,LF.
8758 023544 104400 023552 TYPE 67S ;:TYPE ASCIZ STRING
8759 023550 000402 BR 66S ;;GET OVER THE ASCIZ

8760 ;:67S:
8761 023556 ;66S:
8762 023556 000733 BR 1S
8763
8764

.SBTTL ;* "STP1,OUT" TO "SCHMITT TRIG 2" H TESTS
;*

;* THIS IS A SPECIAL TEST SECTION DEVOTED FOR TESTING AND
;* PROVIDING SCOPE LOOP CAPABILITIES FOR "STP1 OUT" AND
;* "SCHMITT TRIG2" IN.
;*
;* WHEN YOU LOAD AND START AT LOCATION 214, PROGRAM
;* CONTROL IS TRANSFERRED HERE. "STP1 OUT" L PULSES ARE
;* GENERATED BY "LD STAT A HI" + "BD12" H (MAIN ST1).
;* PIN DD ("STP1 OUT") IS WIRED TO PIN BB ("SCHMITT
;* TRIG 2") FOR THIS TEST. "STP1 OUT" PULSES ARE RECEIVED AS
;* "SCHMITT TRIG 2" PULSES WHICH WILL CLEAR CLOCK A'S
;* COUNT REGISTER IF MODE 3 IS SELECTED.
;* IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
;* AND ERROR SWITCH REGISTER OPTIONS ARE USED.
;* AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH
;* THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.
;*

;*
;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
;*
;* YOU MUST WIRE PINS DD AND BB OF J1 TOGETHER.
;*
;* LOGIC TESTS (L + S AT 200) SHOULD BE RUN FIRST.
;*


```
879: 023560          LS214:
8792
8793 023560 005037 001104      1$: CLR      SICNT      ;/CLEAR ITERATION COUNT
8794 023564 012737 177704 001206  MOV      #-60.,$PASS  ;/SET PASS COUNT.
8795                                     ;/NOTE: PASS COUNT USED ONLY
8796                                     ;/      TO DETECT 60 PASSES SO
8797                                     ;/      IT CAN GENERATE A CRLF.
8798                                     ;/      AFTER CRLF IT WILL BE ZEROED.
8799 023572 005077 155526      2$: CLR      @ASR      ;/CLEAR CLOCK A.
8800 023576 005077 155530      CLR      @BSR      ;/CLEAR CLOCK B.
8801
8802 023602 012777 177777 155516  MOV      #-1,@ABR      ;/LOAD ALL ONES TO CLK A'S BUFFER + COUNT REG.
8803 023610 012777 001400 155506  MOV      #BIT8!BIT9,@ASR ;/SELECT MODE 3.
8804 023616 052777 010000 155500  BIS      #BIT12,@ASR   ;/GENERATE A "STP1 OUT" PULSE.
8805                                     ;/AT THIS POINT WE SHOULD SEE AN
8806                                     ;/OUTPUT AT PIN DD. PIN DD SHOULD
8807                                     ;/BE WIRED TO PIN BB FOR
8808                                     ;/"SCHMITT TRIG 2" IN. THIS SHOULD
8809                                     ;/CAUSE AN "STP2" WHICH WILL CLEAR
8810                                     ;/CLOCK A'S COUNT REGISTER.
8811 023624 005777 155500      TST      @ACR      ;/WAS THE COUNT REGISTER CLEARED?
8812                                     ;/IF YES BR 3$.
8813 023630 001401      BEQ      3$
8814
      ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
8818 023632 104000      ERROR      ;/ERROR "SCHMITT TRIG 2" IN NOT
8819                                     ;/RECEIVED. HAVE YOU WIRED IT RIGHT?
8820
      ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
8824 023634          3$:
8825
8826 023634 032777 020000 155274  BIT      #BIT13,@SWR   ;/INHIBIT "*" TYPEOUT?
8827 023642 001353      BNE      2$           ;/YES - IGNORE ANY UPDATES.
8828
8829 023644 005237 001104      INC      SICNT      ;/UPDATE COUNT.
8830 023650 001350      BNE      2$           ;/IF NOT DONE 65,324 TIMES,
8831                                     ;/DO IT AGAIN.
8832
8833 023652 104400 023660      TYPE      65$         ;; TYPE ASCIZ STRING
8834 023656 000401      BR       64$         ;; GET OVER THE ASCIZ
8835                                     ;; 65$: .ASCIZ ##
8836 023662          ;; 64$:
8837
8838 023662 005237 001206      INC      $PASS      ;/DONE 60 PASSES?
8839 023666 100741      BMI      2$           ;/NO - NO NEED FOR CR,LF.
8840 023670 104400 023676      TYPE      67$         ;; TYPE ASCIZ STRING
8841 023674 000402      BR       66$         ;; GET OVER THE ASCIZ
8842                                     ;; 67$: .ASCIZ <15><12>##
8843 023702          ;; 66$:
8844 023702 000726      BR       1$
8845
8846
```


8903

::;SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

8907 023744          3$:
8908
8909 023744 032777 020000 155164 BIT #BIT13, @SWR ;/INHIBIT "*" TYPEOUT?
8910 023752 001361 BNE 2$ ;/YES - IGNORE ANY UPDATES.
8911
8912 023754 005237 001104 INC $ICNT ;/UPDATE COUNT.
8913 023760 001356 BNE 2$ ;/IF NOT DONE 65,324 TIMES,
8914 ;/DO IT AGAIN.
8915
8916 023762 104400 023770 TYPE ,65$ ;:TYPE ASCIZ STRING
8917 023766 000401 BR ,64$ ;:GET OVER THE ASCIZ
8918
8919 023772 ;:65$: .ASCIZ ***
8920 ;:64$:
8921 023772 005237 001206 INC $PASS ;/DONE 60 PASSES?
8922 023776 100747 BMI 2$ ;/NO - NO NEED FOR CR,LF.
8923 024000 104400 024006 TYPE ,67$ ;:TYPE ASCIZ STRING
8924 024004 000402 BR ,66$ ;:GET OVER THE ASCIZ
8925
8926 024012 ;:67$: .ASCIZ <15><12>##
8927 024012 000734 ;:66$:
8928 BR 1$
8929
8930 .SBTTL * "A EVENT OUT" TEST
8931 *
8932 *THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
8933 *PROVIDING SCOPE LOOP CAPABILITIES FOR "A EVENT OUT".
8934 *
8935 *WHEN YOU LOAD AND START AT LOCATION 224, PROGRAM
8936 *CONTROL IS TRANSFERRED HERE. "A EVENT OUT" PULSES ARE
8937 *GENERATED BY CLOCK A OVERFLOWS. PIN VV
8938 *("A EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1")
8939 *"SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15.
8940 *IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQ.
8941 *AND ERROR SWITCH REGISTER OPTIONS ARE USED.
8942 *AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST.
8943 *SW13=1 WILL INHIBIT THIS FEATURE.
8944 *
8945 *
8946 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
8947 *
8948 *
8949 ;* YOU MUST WIRE PINS VV AND LL OF J1 TOGETHER.
8950 *
8951 ;* TEST LS210 SHOULD BE RUN FIRST.
8952 *
8953 024014 LS224:
8954
8955 024014 005037 001104 1$: CLR $ICNT ;/CLEAR ITERATION COUNT
8956 024020 012737 177704 001206 MOV #-60., $PASS ;/SET PASS COUNT.
8957 ;/NOTE: PASS COUNT USED ONLY
8958 ;/ TO DETECT 60 PASSES SO

```

```

8959
8960
8961 024026 005077 155272      2$: CLR      @ASR
8962 024032 005077 155274      CLR      @BSR                ;/ IT CAN GENERATE A CRLF.
                                         ;/ AFTER CRLF IT WILL BE ZEROED.
                                         ;/CLEAR CLOCK A.
8963                                     ;/CLEAR CLOCK B.
8964 024036 012777 177777 155262      MOV      #-1,@ABR          ;PRELOAD CLOCK A'S BUFFER + COUNT REGS.
8965
8966 024044 012777 000003 155252      MOV      #3,@ASR          ;RATE: 1MHZ, ENABLE COUNTER
8967
8968 024052 032777 000040 155244      BIT      #BIT05,@ASR      ;HAS AN OVERFLOW OCCURRED?
8969 024060 001774              BEQ      3$              ;NO - THEN WAIT FOR IT.
8970
8971                                     ;OVERFLOW SHOULD GO OUT AS
8972                                     ;"A EVENT OUT". YOU SHOULD SEE
8973                                     ;AN OUTPUT AT PIN VV.
8974                                     ;THIS IN TURN IS BROUGHT
8975                                     ;IN AS "SCHMITT TRIG 1" IN TO
8976                                     ;SET CLOCK A'S CSR BIT 15.
8977 024062 005777 155236              TST      @ASR            ;DID CSR BIT 15 SET?
8978 024066 100401              BMI      4$              ;BR IF YES TO 4$
8979
;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
8983 024070 104000              ERROR                    ;ERROR "A EVENT OUT" PULSE
8984                                     ;NOT DETECTED. HAVE YOU
8985                                     ;WIRED IT RIGHT?
8986
;;;SSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSS
8990 024072              4$:
8991
8992 024072 032777 020000 155036      BIT      #BIT13,@SWR      ;/INHIBIT "*" TYPEOUT?
8993 024100 001352              BNE      2$              ;/YES - IGNORE ANY UPDATES.
8994
8995 024102 005237 001104              INC      $ICNT            ;/UPDATE COUNT.
8996 024106 001347              BNE      2$              ;/IF NOT DONE 65,324 TIMES,
8997                                     ;/DO IT AGAIN.
8998
8999 024110 104400 024116              TYPE     ,65$             ;;TYPE ASCIZ STRING
9000 024114 000401              BR       64$             ;;GET OVER THE ASCIZ
9001                                     ;;65$:
9002 024120              64$: .ASCIZ ##
9003
9004 024120 005237 001206              INC      $PASS            ;/DONE 60 PASSES?
9005 024124 100740              BMI      2$              ;/NO - NO NEED FOR CR,LF.
9006 024126 104400 024134              TYPE     ,67$             ;/TYPE ASCIZ STRING
9007 024132 000402              BR       66$             ;;GET OVER THE ASCIZ
9008                                     ;;67$:
9009 024140              66$: .ASCIZ <15><12>##
9010 024140 000725              BR       1$
9011
9012 .SBTTL *                "B EVENT OUT" TEST
9013 *
9014 *

```



```

9073 024220          45:
9074
9075 024220 032777 020000 154710  BIT      #BIT13,25WR      ;/INHIBIT "*" TYPEOUT?
9076 024226 001352          BNE      25              ;/YES - IGNORE ANY UPDATES.
9077
9078 024230 005237 001104  INC      $ICNT          ;/UPDATE COUNT.
9079 024234 001347          BNE      25              ;/IF NOT DONE 65,324 TIMES,
9080                                     ;/DO IT AGAIN.
9081
9082 024236 104400 024244  TYPE     65$           ;;TYPE ASCIZ STRING
9083 024242 000401          BR       64$           ;;GET OVER THE ASCIZ
9084                                     ;;65$: .ASCIZ ***
9085 024246          64$:
9086
9087 024246 005237 001206  INC      $PASS          ;/DONE 60 PASSES?
9088 024252 100740          BMI      25              ;/NO - NO NEED FOR CR,LF.
9089 024254 104400 024262  TYPE     67$           ;;TYPE ASCIZ STRING
9090 024260 000402          BR       66$           ;;GET OVER THE ASCIZ
9091                                     ;;67$: .ASCIZ <15><12>##
9092 024266          66$:
9093 024266 000725          BR       1$
9094
9095
9096                                     ;*ROUTINE TO HANDLE TRAPS TO LOC 4, 10 AND .
9097                                     ;*INTERRUPTS TO WRONG VECTORS.
9098                                     ;*.+2, IOTT(TRAPS) WERE PUT IN LOCATIONS 4-1000
9099
9100
9101 024270          IOTRD:
9102 024270 011637 024440  MOV      (R6),25        ;GET WHERE WE TRAPPED TO.
9103 024274 162737 000004 024440  SUB      #4,25          ;=WHERE R6 RETURN 10-4
9104 024302 104400 024310  TYPE     65$           ;;TYPE ASCIZ STRING.
9105 024306 000412          BR       64$           ;;GET OVER THE ASCIZ
9106                                     ;;65$: .ASCIZ <15><12>#ILLEGAL TRAP TO: #
9107 024334          64$:
9108
9109 024334 013746 024440  MOV      25,-(SP)      ;;SAVE 25 FOR TYPEOUT
9110 024340 104401          TYPOC          ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
9111
9112 024342 104400 024350  TYPE     67$           ;;TYPE ASCIZ STRING
9113 024346 000407          BR       66$           ;;GET OVER THE ASCIZ
9114                                     ;;67$: .ASCIZ # FROM LOC.: #
9115 024366          66$:
9116
9117 024366 062706 000004  ADD      #4,R6          ;POINT TO WHERE WE TRAPPED FROM.
9118
9119 024372 011637 024442  MOV      (R6),35        ;PICK UP LOC
9120 024376 162737 000002 024442  SUB      #2,35          ;FROM REAL ADDR.
9121 024404 013746 024442  MOV      35,-(SP)      ;SAVE 35 FOR TYPEOUT
9122 024410 104401          TYPOC          ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
9123
9124 024412 023727 024440 000004  CMP      25,#4          ;DID WE TRAP TO LOC 4?
9125 024420 001405          BEQ      1$              ;IF SO - DON'T RETURN!
9126 024422 023727 024440 000010  CMP      25,#10         ;DID WE TRAP TO LOC. 10?

```



```

9183 024512 010346          MUV      R3, -(SP)          ;; SAVE R3
9184 024514 010446          MOV      R4, -(SP)          ;; SAVE R4
9185 024516 010546          MOV      R5, -(SP)          ;; SAVE R5
9186 024520 113704 024671  MOVVB   $OMODE+1, R4      ;; GET THE NUMBER OF DIGITS TO TYPE
9187 024524 005404          NEG      R4
9188 024526 062704 000006  ADD      #6, R4            ;; SUBTRACT IT FOR MAX. ALLOWED
9189 024530 110437 024670  MOVVB   R4, $OMODE        ;; SAVE IT FOR USE
9190 024532 113704 024667  MOVVB   $OFILL, R4        ;; GET THE ZERO FILL SWITCH
9191 024536 016605 000012  MOV      12(SP), R5        ;; PICKUP THE INPUT NUMBER
9192 024540 005003          CLR      R3                ;; CLEAR THE OUTPUT WORD
9193 024542 006105 15:    ROL      R5                ;; ROTATE MSB INTO "C"
9194 024544 000404          BR      35$                ;; GO DO MSB
9195 024546 006105 25:    ROL      R5                ;; FORM THIS DIGIT
9196 024548 006105          ROL      R5
9197 024550 006105          ROL      R5
9198 024552 010503          MOV      R5, R3
9199 024554 006103 35:    ROL      R3                ;; GET LSB OF THIS DIGIT
9200 024556 105337 024670  DECB   $OMODE            ;; TYPE THIS DIGIT?
9201 024572 100016          BPL     7$                ;; BR IF NO
9202 024574 042703 177770  BIC     #177770, R3        ;; GET RID OF JUNK
9203 024600 001002          BNE     4$                ;; TEST FOR 0
9204 024602 005704          TST     R4                ;; SUPPRESS THIS 0?
9205 024604 001403          BEQ     5$                ;; BR IF YES
9206 024606 005204 45:    INC     R4                ;; DON'T SUPPRESS ANYMORE 0'S
9207 024610 052703 000060  BIS     #'0, R3            ;; MAKE THIS DIGIT ASCII
9208 024614 052703 000040 55:    BIS     #' , R3            ;; MAKE ASCII IF NOT ALREADY
9209 024620 110337 024664  MOVVB   R3, 6$            ;; SAVE FOR TYPING
9210 024624 104400 024664  TYPE    8$                ;; GO TYPE THIS DIGIT
9211 024630 105337 024666 75:    DECB   $OCNT            ;; COUNT BY 1
9212 024634 003347          BGT     2$                ;; BR IF MORE TO DO
9213 024636 002402          BLT     6$                ;; BR IF DONE
9214 024640 005204          INC     R4                ;; INSURE LAST DIGIT ISN'T A BLANK
9215 024642 000744          BR      2$                ;; GO DO THE LAST DIGIT
9216 024644 012605 65:    MOV     (SP)+, R5          ;; RESTORE R5
9217 024646 012604          MOV     (SP)+, R4          ;; RESTORE R4
9218 024650 012603          MOV     (SP)+, R3          ;; RESTORE R3
9219 024652 016666 000002 000004  MOV     2(SP), 4(SP)      ;; SET THE STACK FOR RETURNING
9220 024660 012616          MOV     (SP)+, (SP)
9221 024662 000002          RTI
9222 024664          000          85:    .BYTE  0                ;; RETURN
9223 024665          000          .BYTE  0                ;; STORAGE FOR ASCII DIGIT
9224 024666          000          $OCNT: .BYTE  0          ;; TERMINATOR FOR TYPE ROUTINE
9225 024667          000          $OFILL: .BYTE  0         ;; OCTAL DIGIT COUNTER
9226 024670 000000          $OMODE: .WORD  0         ;; ZERO FILL SWITCH
9227                                     ;; NUMBER OF DIGITS TO TYPE

```

.SBTTL ERROR HANDLER ROUTINE

```

*****
;THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
;SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
;AND GO TO SERRTYP ON ERROR
;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
;SW15=1      HALT ON ERROR
;SW13=1      INHIBIT ERROR TYPEOUTS
;SW10=1      BELL ON ERROR
;SW09=1      LOOP ON ERROR

```



```

9239          ;*CALL
9240          ;*      ERROR      N          ;;ERROR=EMT AND N=ERROR ITEM NUMBER
9241
9242          024672          $ERROR:
9243          024672          105237      001103      7$:      INCB      $ERFLG          ;;SET THE ERROR FLAG
9244          024676          001775          BEQ      7$          ;;DON'T LET THE FLAG GO TO ZERO
9245          024700          013777      001102      154232      MOV      $STNM, $DISPLAY          ;;DISPLAY TEST NUMBER AND ERROR FLAG
9246          024706          032777      002000      154222      BIT      #BIT10, $SWR          ;;BELL ON ERROR"
9247          024714          001402          BEQ      1$          ;;NO - SKIP
9248          024716          104400      001170          TYPE     $BELL          ;;RING BELL
9249          024722          005237      001112          1$:      INC      $ERTTL          ;;COUNT THE NUMBER OF ERRORS
9250          024726          011637      001116          MOV      (SP), $ERRPC          ;;GET ADDRESS OF ERROR INSTRUCTION
9251          024732          162737      000002      001116      SUB      #2, $ERRPC
9252          024740          117737      154152      001114      MOVB    $ERRPC, $ITEMB          ;;STRIP AND SAVE THE ERROR ITEM CODE
9253          024746          032777      020000      154162      BIT      #BIT13, $SWR          ;;SKIP TYPEOUT IF SET
9254          024754          001004          BNE          ;;SKIP TYPEOUTS
9255          024756          004737      025054          JSR      PC, $ERRTYP          ;;GO TO USER ERROR ROUTINE
9256          024762          104400      001175          TYPE     , $CRLF
9257          024766
9258          024766          122737      000001      001220      20$:     CMPB    #APTENV, $ENV          ;;RUNNING IN APT MODE
9259          024774          001007          BNE      2$          ;;NO SKIP APT ERROR REPORT
9260          024776          113737      001114      025010      MOVB    $ITEMB, 21$          ;;SET ITEM NUMBER AS ERROR NUMBER
9261          025004          004737      026704          JSR      PC, $ATY4          ;;REPORT FATAL ERROR TO APT
9262          025010          000
9263          025011          000          21$:     .BYTE  0
9264          025012          000777          .BYTE  0
9265          025014          005777      154116          22$:     BR      22$          ;;APT ERROR LOOP
9266          025020          100001          2$:      TST     $SWR          ;;HALT ON ERROR
9267          025022          000000          BPL      3$          ;;SKIP IF CONTINUE
9268          025024          032777      001000      154104          3$:      HALT          ;;HALT ON ERROR!
9269          025032          001402          BIT      #BIT09, $SWR          ;;LOOP ON ERROR SWITCH SET?
9270          025034          013716      001110          BEQ      4$          ;;BR IF NO
9271          025040          005737      001166          MOV      $LPERR, (SP)          ;;FUDGE RETURN FOR LOOPING
9272          025044          001402          4$:      TST     $ESCAPE          ;;CHECK FOR AN ESCAPE ADDRESS
9273          025046          013716      001166          BEQ      5$          ;;BR IF NONE
9274          025052          MOV      $ESCAPE, (SP)          ;;FUDGE RETURN ADDRESS FOR ESCAPE
9275          025052          000002          5$:      RTI          ;;RETURN
9276
9277          .SBTTL  ERROR MESSAGE TYPEOUT ROUTINE
9278
9279          ;;*****
9280          ;;*THIS ROUTINE USES THE "ITEM CONTROL BYTE" ($ITEMB) TO DETERMINE WHICH
9281          ;;*ERROR IS TO BE REPORTED. IT THEN OBTAINS, FROM THE "ERROR TABLE" ($ERRTB),
9282          ;;*AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.
9283
9284          $ERRTYP:
9285          025054          104400      001175          TYPE     $CRLF          ;; "CARRIAGE RETURN" & "LINE FEED"
9286          025060          010046          MOV      RO, -(SP)          ;; SAVE RO
9287          025062          005000          CLR      RO          ;; PICKUP THE ITEM INDEX
9288          025064          153700      001114          BISB    $ITEMB, RO
9289          025070          001004          BNE      1$          ;; IF ITEM NUMBER IS ZERO, JUST
9290          0291          025072          013746      001116          MOV      $ERRPC, -(SP)          ;; TYPE THE PC OF THE ERROR
9292          0292          ;; SAVE $ERRPC FOR TYPEOUT
9293          025076          104401          TYP0C          ;; ERROR ADDRESS
9294          025100          000426          BR      6$          ;; GO TYPE--OCTAL ASCII(ALL DIGITS)

```

```

9295 025102 005300      1$: DEC      RO      ;; ADJUST THE INDEX SO THAT IT WILL
9296 025104 006300      ASL      RO      ;; WORK FOR THE ERROR TABLE
9297 025106 006300      ASL      RO
9298 025110 006300      ASL      RO
9299 025112 062700 001354  ADD      #SERRTB,RO  ;; FORM TABLE POINTER
9300 025116 012037 025126  MOV      (RO)+,2$  ;; PICKUP "ERROR MESSAGE" POINTER
9301 025122 001404      BEQ      3$      ;; SKIP TYPEOUT IF NO POINTER
9302 025124 104400      TYPE     ;; TYPE THE "ERROR MESSAGE"
9303 025126 000000      2$: .WORD  0      ;; "ERROR MESSAGE" POINTER GOES HERE
9304 025130 104400 001175  TYPE     $CRLF    ;; "CARRIAGE RETURN" & "LINE FEED"
9305 025134 012037 025144  3$: MOV      (RO)+,4$  ;; PICKUP "DATA HEADER" POINTER
9306 025140 001404      BEQ      5$      ;; SKIP TYPEOUT IF 0
9307 025142 104400      TYPE     ;; TYPE THE "DATA HEADER"
9308 025144 000000      4$: .WORD  0      ;; "DATA HEADER" POINTER GOES HERE
9309 025146 104400 001175  TYPE     $CRLF    ;; "CARRIAGE RETURN" & "LINE FEED"
9310 025152 011000      5$: MOV      (RO),RO  ;; PICKUP "DATA TABLE" POINTER
9311 025154 001004      BNE      7$      ;; GO TYPE THE DATA
9312 025156 012600      6$: MOV      (SP)+,RO  ;; RESTORE RO
9313 025160 104400 001175  TYPE     $CRLF    ;; "CARRIAGE RETURN" & "LINE FEED"
9314 025164 000207      RTS      PC      ;; RETURN
9315 025166
9316 025166 013046      7$: MOV      2(RO)+,-(SP)  ;; SAVE 2(RO)+ FOR TYPEOUT
9317 025170 104401      TYPOC   ;; GO TYPE--OCTAL ASCII(ALL DIGITS)
9318 025172 005710      TST      (RO)    ;; IS THERE ANOTHER NUMBER?
9319 025174 001770      BEQ      6$      ;; BR IF NO
9320 025176 104400 025204  TYPE     $B      ;; TYPE TWO(2) SPACES
9321 025202 000771      BR      7$      ;; LOOP
9322 025204 020040 000      8$: .ASCIZ  / /      ;; TWO(2) SPACES
9323 025210
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337 025210
9338 025210 010046      .SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
9339 025212 010146      ;; *****
9340 025214 010246      ;; *THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
9341 025216 010346      ;; *SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
9342 025220 010546      ;; *NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
9343 025222 012746 020200  ;; *BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
9344 025226 016605 000020  ;; *REPLACED WITH SPACES.
9345 025232 100004      ;; *CALL:
9346 025234 005405      ;; *      MOV      NUM,-(SP)      ;; PUT THE BINARY NUMBER ON THE STACK
9347 025236 112766 000055 000001  ;; *      TYPDS      ;; GO TO THE ROUTINE
9348 025244 005000      STYPDS:
9349 025246 012703 025424  MOV      RO,-(SP)  ;; PUSH RO ON STACK
9350 025252 112723 000040  MOV      R1,-(SP)  ;; PUSH R1 ON STACK
          MOV      R2,-(SP)  ;; PUSH R2 ON STACK
          MOV      R3,-(SP)  ;; PUSH R3 ON STACK
          MOV      R5,-(SP)  ;; PUSH R5 ON STACK
          MOV      #20200,-(SP)  ;; SET BLANK SWITCH AND SIGN
          MOV      20(SP),R5  ;; GET THE INPUT NUMBER
          BPL      1$      ;; BR IF INPUT IS POS.
          NEG      R5      ;; MAKE THE BINARY NUMBER POS.
          1$: MOV      #'-,1(SP)  ;; MAKE THE ASCII NUMBER NEG.
          CLR      RO      ;; ZERO THE CONSTANTS INDEX
          MOV      #SDBLK,R3  ;; SETUP THE OUTPUT POINTER
          MOV      #' ,(R3)+  ;; SET THE FIRST CHARACTER TO A BLANK

```

```

9351 025256 005002          2$: CLR R2          ;; CLEAR THE BCD NUMBER
9352 025260 016001 025414 3$: MOV $DTBL(R0),R1 ;; CTT THE CONSTANT
9353 025264 160105          3$: SUB R1,R5      ;; FORM THIS BCD DIGIT
9354 025266 002402          BLT 4$          ;; BR IF DONE
9355 025270 005202          INC R2          ;; INCREASE THE BCD DIGIT BY 1
9356 025272 000774          BR 3$
9357 025274 060105          4$: ADD R1,R5      ;; ADD BACK THE CONSTANT
9358 025276 005702          TST R2          ;; CHECK IF BCD DIGIT=0
9359 025300 001002          BNE 5$          ;; FALL THROUGH IF 0
9360 025302 105716          TSTB (SP)       ;; STILL DOING LEADING 0'S?
9361 025304 100407          BMI 7$          ;; BR IF YES
9362 025306 106316          5$: ASLB (SP)     ;; MSD?
9363 025310 103003          BCC 6$          ;; BR IF NO
9364 025312 116663 000001 177777 6$: MOVB 1(SP),-1(R3) ;; YES--SET THE SIGN
9365 025320 052702 000060 7$: BIS #'0,R2      ;; MAKE THE BCD DIGIT ASCII
9366 025324 052702 000040 7$: BIS #' ,R2      ;; MAKE IT A SPACE IF NOT ALREADY A DIGIT
9367 025330 110223          MOVB R2,(R3)+   ;; PUT THIS CHARACTER IN THE OUTPUT BUFFER
9368 025332 005720          TST (R0)+       ;; JUST INCREMENTING
9369 025334 020027 000010 8$: CMP R0,#10      ;; CHECK THE TABLE INDEX
9370 025340 002746          BLT 2$          ;; GO DO THE NEXT DIGIT
9371 025342 003002          BGT 8$          ;; GO TO EXIT
9372 025344 010502          MOV R5,R2       ;; GET THE LSD
9373 025346 000764          BR 6$           ;; GO CHANGE TO ASCII
9374 025350 105726          8$: TSTB (SP)+    ;; WAS THE LSD THE FIRST NON-ZERO?
9375 025352 100003          BPL 9$          ;; BR IF NO
9376 025354 116663 177777 177776 9$: MOVB -1(SP),-2(R3) ;; YES--SET THE SIGN FOR TYPING
9377 025362 105013          CLR R3          ;; SET THE TERMINATOR
9378 025364 012605          MOV (SP)+,R5   ;; POP STACK INTO R5
9379 025366 012603          MOV (SP)+,R3   ;; POP STACK INTO R3
9380 025370 012602          MOV (SP)+,R2   ;; POP STACK INTO R2
9381 025372 012601          MOV (SP)+,R1   ;; POP STACK INTO R1
9382 025374 012600          MOV (SP)+,R0   ;; POP STACK INTO R0
9383 025376 104400 025424 100002 000004 TYPE $DBLK    ;; NOW TYPE THE NUMBER
9384 025402 016666          MOV 2(SP),4(SP) ;; ADJUST THE STACK
9385 025410 012616          MOV (SP)+,(SP)
9386 025412 000002          RTI           ;; RETURN TO USER
9387 025414 023420          $DTBL: 10000.
9388 025416 001750          1000.
9389 025420 000144          100.
9390 025422 000012          10.
9391 025424 000004          $DBLK: .BLKW 4
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406

```

.SBTTL SCOPE HANDLER ROUTINE

```

*****
*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
*AND LOAD THE TEST NUMBER($TSTNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
*AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:08>
*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
*SW14=1 LOOP ON TEST
*SW11=1 INHIBIT ITERATIONS
*SW09=1 LOOP ON ERROR
*SW08=1 LOOP ON TEST IN SWR<7:0>
*CALL
* SCOPE ;;SCOPE=IOT

```

```

9407 025434          $SCOPE:
9408 025434 032777 040000 153474 15:  BIT      #BIT14, @SWR      ;; LOOP ON PRESENT TEST?
9409 025442 001114          BNE      $OVER        ;; YES IF SW14=1
9410          ;*****START OF CODE FOR THE XOR TESTER*****
9411 025444 000416          $XTSTR: BR      65
9412          ; IF RUNNING ON THE "XOR" TESTER CHANGE
9413 025446 013746 000004          MOV      @#ERRVEC, -(SP)  ;; THIS INSTRUCTION TO A "NOP" (NOP=240)
9414 025452 012737 025472 000004          MOV      #55, @#ERRVEC  ;; SAVE THE CONTENTS OF THE ERROR VECTOR
9415 025460 005737 177060          TST     @#177060        ;; SET FOR TIMEOUT
9416 025464 012637 000004          MOV     (SP)+, @#ERRVEC  ;; TIME OUT ON XOR?
9417 025470 000463          BR      $SVLAD          ;; RESTORE THE ERROR VECTOR
9418 025472 022626          55:  CMP     (SP)+, (SP)+  ;; GO TO THE NEXT TEST
9419 025474 012637 000004          MOV     (SP)+, @#ERRVEC  ;; CLEAR THE STACK AFTER A TIME OUT
9420 025500 000423          BR      75             ;; RESTORE THE ERROR VECTOR
9421 025502          65: ;*****END OF CODE FOR THE XOR TESTER*****  ;; LOOP ON THE PRESENT TEST
9422 025502 032777 000400 153426          BIT     #BIT08, @SWR    ;; LOOP ON SPEC. TEST?
9423 025510 001404          BEQ     25             ;; BR IF NO
9424 025512 127737 153420 001102          CMPB   @SWR, $STSTNM   ;; ON THE RIGHT TEST? SWR<7:0>
9425 025520 001465          BEQ     $OVER          ;; BR IF YES
9426 025522 105737 001103          25:  TSTB   $ERFLG        ;; HAS AN ERROR OCCURRED?
9427 025526 001421          BEQ     35             ;; BR IF NO
9428 025530 123737 ~01115 001103          CMPB   $ERMAX, $ERFLG  ;; MAX. ERRORS FOR THIS TEST OCCURRED?
9429 025536 101015          BHI     35             ;; BR IF NO
9430 025540 032777 001000 153370          BIT     #BIT09, @SWR    ;; LOOP ON ERROR?
9431 025546 001404          BEQ     45             ;; BR IF NO
9432 025550 013737 001110 001106          75:  MOV     $LPERR, $LPADR  ;; SET LOOP ADDRESS TO LAST SCOPE
9433 025556 000446          BR      $OVER          ;;
9434 025560 105037 001103          45:  CLRB   $ERFLG        ;; ZERO THE ERROR FLAG
9435 025564 005037 001164          CLR    $TIMES         ;; CLEAR THE NUMBER OF ITERATIONS TO MAKE
9436 025570 000415          BR      15             ;; ESCAPE TO THE NEXT TEST
9437 025572 032777 004000 153336          35:  BIT     #BIT11, @SWR   ;; INHIBIT ITERATIONS?
9438 025600 001011          BNE     15             ;; BR IF YES
9439 025602 005737 001206          TST    $PASS          ;; IF FIRST PASS OF PROGRAM
9440 025606 001406          BEQ     15             ;; INHIBIT ITERATIONS
9441 025610 005237 001104          INC    $ICNT          ;; INCREMENT ITERATION COUNT
9442 025614 023737 001164 001104          CMP    $TIMES, $ICNT   ;; CHECK THE NUMBER OF ITERATIONS MADE
9443 025622 002024          BGE    $OVER          ;; BR IF MORE ITERATION REQUIRED
9444 025624 012737 000001 001104          15:  MOV     #1, $ICNT      ;; REINITIALIZE THE ITERATION COUNTER
9445 025632 013737 025710 001164          MOV    $SMXCNT, $TIMES  ;; SET NUMBER OF ITERATIONS TO DO
9446 025640 105237 001102          $SVLAD: INCB   $STSTNM  ;; COUNT TEST NUMBERS
9447 025644 113737 001102 001204          MOVB   $STSTNM, $STSTN  ;; SET TEST NUMBER IN APT MAILBOX
9448 025652 011637 001106          MOV    (SP), $LPADR    ;; SAVE SCOPE LOOP ADDRESS
9449 025656 011637 001110          MOV    (SP), $LPERR    ;; SAVE ERROR LOOP ADDRESS
9450 025662 005037 001166          CLR    $ESCAPE        ;; CLEAR THE ESCAPE FROM ERROR ADDRESS
9451 025666 112737 000001 001115          MOVB   #1, $ERMAX     ;; ONLY ALLOW ONE(1) ERROR ON NEXT TEST
9452 025674 013777 001102 153236          $OVER: MOV    $STSTNM, @DISPLAY  ;; DISPLAY TEST NUMBER
9453 025702 013716 001106          MOV    $LPADR, (SP)   ;; FUDGE RETURN ADDRESS
9454 025706 000002          RTI
9455 025710 003720          $SMXCNT: 2000.
9456          .SBTTL TTY INPUT ROUTINE
9457
9458
9459
9460
9461
9462
;*****
; *SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
; *ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
; *SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL

```

```

9463          025712 022737 000176 001136  *WHEN OPERATING IN TTY FLAG MODE.
9464          025720 001073 $CKSWR: CMP      #SWREG, SWR      ; IS THE SOFT-SWR SELECTED?
9465          025722 105777 153214      BNE      14$      ; BRANCH IF NO
9466          025726 100070      (STB     2$TKS     ; CHAR THERE?
9467          025730 117746 153210      BPL      14$      ; IF NO, DON'T WAIT AROUND
9468          025734 042716 177600      2$:  MOVB   2$TKB, -(SP) ; SAVE THE CHAR
9469          025740 022726 000007      BIC     #177, (SP) ; STRIP-OFF THE ASCII
9470          025744 001061      CMP     #7, (SP)+ ; IS IT A CONTROL G?
9471          025746 104400 026355      BNE     14$      ; NO, RETURN TO USER
9472          025752 104400 026362      TYPE    , $CNTLG  ; YES, ECHO CONTROL G
9473          025756 013746 000176      6$:  TYPE    $MSWR      ; TYPE CURRENT CONTENTS
9474          025762 104401      MOV     SWREG, -(SP) ; SAVE SWREG FOR TYPEOUT
9475          025764 104400 026373      TYPOC   , $MNEW     ; GO TYPE--OCTAL ASCII(ALL DIGITS)
9476          025770 005046      CLR    -(SP)        ; PROMPT FOR NEW SWR
9477          025772 005046      CLR    -(SP)        ; CLEAR COUNTER
9478          025774 104406      RDCHR  ; THE NEW SWR
9479          025776 022716 000025      7$:  CMP     #25, (SP)   ; GET NEXT CHAR
9480          026002 001005      BNE     9$          ; IS IT A CONTROL U?
9481          026004 104400 026350      TYPE    , $CNTLU   ; BRANCH IF NO
9482          026010 062706 000006      ADD     #6, SP      ; YES, ECHO IT
9483          026014 000756      BR      6$          ; IGNORE PREVIOUS INPUT
9484          026016 022716 000015      8$:  CMP     #15, (SP)  ; LET'S TRY IT AGAIN
9485          026022 001011      BNE     11$         ; IS IT A <CR>?
9486          026024 005766 000004      TST     4(SP)       ; BRANCH IF NO
9487          026030 001403      BEQ     10$         ; YES, IS IT THE FIRST CHAR?
9488          026032 016677 000002      MOV     2(SP), 2$SWR ; BRANCH IF YES
9489          026040 062706 000006      10$: ADD     #6, SP    ; SAVE NEW SWR
9490          026044 000417      BR      13$         ; CLEAR UP STACK
9491          026046 022716 000012      11$: CMP     #12, (SP) ; RETURN TO USER
9492          026052 001017      BNE     15$         ; IS IT A <LF>
9493          026054 005766 000004      TST     4(SP)       ; BRANCH IF NO
9494          026060 001403      BEQ     12$         ; YES, IS IT THE FIRST CHAR?
9495          026062 016677 000002      MOV     2(SP), 2$SWR ; YES
9496          026070 062706 000006      12$: ADD     #6, SP    ; SAVE NEW SWR
9497          026074 013716 000046      MOV     2*46, (SP)  ; CLEAR UP STACK
9498          026100 062716 000010      ADD     #10, (SP)   ; GET RESTART
9499          026104 104400 001175      13$: TYPE    , $CALF ; ADDRESS
9500          026110 000002      14$: RTI      ; ECHO <CR> AND <LF>
9501          026112 004737 026616      15$: JSR     PC, $TYPEC ; RETURN
9502          026116 042726 177770      BIC     #177770, (SP)+ ; ECHO CHAR
9503          026122 005766 000002      TST     2(SP)       ; RESTRICT TO 0-7
9504          026126 001403      BEQ     16$         ; IS THIS THE FIRST CHAR
9505          026130 006316      ASL     (SP)        ; BRANCH IF YES
9506          026132 006316      ASL     (SP)        ; NO, SHIFT PRESENT
9507          026134 006316      ASL     (SP)        ; CHAR OVER TO MAKE
9508          026136 005266 000002      16$: INC     2(SP)   ; ROOM FOR NEW ONE.
9509          026142 056616 177776      BIS     -2(SP), (SP) ; KEEP COUNT OF CHAR
9510          026146 000712      BR      7$          ; SET IN NEW CHAR
9511          *****
9512          *THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
9513          *CALL:
9514          *      RDCHR      ; INPUT A SINGLE CHARACTER FROM THE TTY
9515
9516
9517
9518

```

```

9519          ;*      RETURN HERE          ;; CHARACTER IS ON THE STACK
9520          ;*                               ;; WITH PARITY BIT STRIPPED OFF
9521          ;
9522          ;
9523 026150 011646 $RDCHR: MOV      (SP), -(SP)      ;; PUSH DOWN THE PC
9524 026152 016666 000004 000002      MOV      4(SP), 2(SP)      ;; SAVE THE PS
9525 026160 105777 152756          1$:  TSTB     @STKS          ;; WAIT FOR
9526 026164 100375          BPL      1$          ;; A CHARACTER
9527 026166 117766 152752 000004      MOVB     @STKB, 4(SP)      ;; READ THE TTY
9528 026174 042766 177600 000004      BIC      #1C<177>, 4(SP)  ;; GET RID OF JUNK IF ANY
9529 026202 026627 000004 000140      CMP      4(SP), #140     ;; IS IT UPPER CASE?
9530 026210 002407          BLT      2$          ;; BRANCH IF YES
9531 026212 026627 000004 000175      CMP      4(SP), #175     ;; IS IT A SPECIAL CHAR?
9532 026220 003003          BGT      2$          ;; BRANCH IF YES
9533 026222 042766 000040 000004      BIC      #40, 4(SP)      ;; MAKE IT UPPER CASE
9534 026230 000002          2$:  RTI          ;; GO BACK TO USER
9535          ;*****
9536          ;*THIS ROUTINE WILL INPUT A STRING FROM THE TTY
9537          ;*CALL:
9538          ;*
9539          ;*      RDLIN          ;; INPUT A STRING FROM THE TTY
9540          ;*      RETURN HERE  ;; ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
9541          ;*                               ;; TERMINATOR WILL BE A BYTE OF ALL 0'S
9542 026232 010346 $RDLIN: MOV      R3, -(SP)      ;; SAVE R3
9543 026234 012703 026340          1$:  MOV      #STTYIN, R3      ;; GET ADDRESS
9544 026240 022703 026350          2$:  CMP      #STTYIN+8., R3      ;; BUFFER FULL?
9545 026244 101405          BLOS     4$          ;; BR IF YES
9546 026246 104406          RDCHR          ;; GO READ ONE CHARACTER FROM THE TTY
9547 026250 112613          MOVB     (SP)+, (R3)      ;; GET CHARACTER
9548 026252 122713 000177          10$:  CMPB     #177, (R3)      ;; IS IT A RUBOUT
9549 026256 001003          BNE     3$          ;; SKIP IF NOT
9550 026260 104400 001174          4$:  TYPE     $QUES          ;; TYPE A '?'
9551 026264 000763          BR      1$          ;; CLEAR THE BUFFER AND LOOP
9552 026266 111337 026336          3$:  MOVB     (R3), 9$      ;; ECHO THE CHARACTER
9553 026272 104400 026336          TYPE     9$
9554 026276 122723 000015          CMPB     15, (R3)+      ;; CHECK FOR RETURN
9555 026302 001356          BNE     2$          ;; LOOP IF NOT RETURN
9556 026304 105063 177777          CLRB     -1(R3)        ;; CLEAR RETURN (THE 15)
9557 026310 104400 001176          TYPE     $LF          ;; TYPE A LINE FEED
9558 026314 012603          MOV      (SP)+, R3      ;; RESTORE R3
9559 026316 011646          MOV      (SP), -(SP)    ;; ADJUST THE STACK AND PUT ADDRESS OF THE
9560 026320 016666 000004 000002      MOV      4(SP), 2(SP)    ;; FIRST ASCII CHARACTER ON IT
9561 026326 012766 026340 000004      MOV      #STTYIN, 4(SP)
9562 026334 000302          RTI
9563 026336 000          9$:  .BYTE     0          ;; RETURN
9564 026337 000          .BYTE     0          ;; STORAGE FOR ASCII CHAR. TO TYPE
9565 026340 000010          $TTYIN: .BLKB     8.    ;; TERMINATOR
9566 026350 052536 005015 000          $CNTLU: .ASCIZ   /U<15><12>  ;; RESERVE 8 BYTES FOR TTY INPUT
9567 026355 136 006507 000012 $CNTLG: .ASCIZ   /G<15><12>  ;; CONTROL "U"
9568 026362 005015 053523 020122 $MSWR: .ASCIZ   <15><12>/SWR = /  ;; CONTROL "G"
9569 026370 020075 000
9570 026373 040 047040 053505 $MNEW: .ASCIZ   / NEW = /
9571 026400 036440 000040
9572
9573
9574          .SBTTL  TYPE ROUTINE

```

```

9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590 026404 105737 001155
9591 026410 100002
9592 026412 000000
9593 026414 000430
9594 026416 010046
9595 026420 017600 000002
9596 026424 122737 000001 001220
9597 026432 001011
9598 026434 132737 000100 001221
9599 026442 001405
9600 026444 010037 026454
9601 026450 004737 026674
9602 026454 000000
9603 026456 132737 000040 001221
9604 026464 001003
9605 026466 112046
9606 026470 001005
9607 026472 005726
9608 026474 012600
9609 026476 062716 000002
9610 026502 000002
9611 026504 122716 000011
9612 026510 001430
9613 026512 122716 000200
9614 026516 001006
9615 026520 005726
9616 026522 104400
9617 026524 001175
9618 026526 105037 026662
9619 026532 000755
9620 026534 004737 026616
9621 026540 123726 001154
9622 026544 001350
9623 026546 013746 001152
9624
9625 026552 105366 000001
9626 026556 002770
9627 026560 004737 026616
9628 026564 105337 026662
9629 026570 000770
9630

```

```

;*****
;ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
;THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
;NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
;NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
;NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
;
;CALL:
;1) USING A TRAP INSTRUCTION
; TYPE ,MESADR ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
;OR
; TYPE
; MESADR
;
$TYPE: TSTB $TPFLG ;; IS THERE A TERMINAL?
BPL 1$ ;; BR IF YES
HALT ;; HALT HERE IF NO TERMINAL
BR 3$ ;; LEAVE
1$: MOV RO, -(SP) ;; SAVE RO
MOV 22(SP), RO ;; GET ADDRESS OF ASCIZ STRING
CMPB #APTENV, $ENV ;; RUNNING IN APT MODE
BNE 62$ ;; NO, GO CHECK FOR APT CONSOLE
BITB #APTSPool, $ENV ;; SPOOL MESSAGE TO APT
BEQ 62$ ;; NO, GO CHECK FOR CONSOLE
MOV RO, 61$ ;; SETUP MESSAGE ADDRESS FOR APT
JSR PC, $ATY3 ;; SPOOL MESSAGE TO APT
61$: .WORD 0 ;; MESSAGE ADDRESS
62$: BITB #APTC SUP, $ENV ;; APT CONSOLE SUPPRESSED
BNE 60$ ;; YES, SKIP TYPE OUT
2$: MOV (RO)+, -(SP) ;; PUSH CHARACTER TO BE TYPED ONTO STACK
BNE 4$ ;; BR IF IT ISN'T THE TERMINATOR
TST (SP)+ ;; IF TERMINATOR POP IT OFF THE STACK
60$: MOV (SP)+, RO ;; RESTORE RO
3$: ADD #2, (SP) ;; ADJUST RETURN PC
RTI ;; RETURN
4$: CMPB #HT, (SP) ;; BRANCH IF <HT>
BEQ 8$
CMPB #CRLF, (SP) ;; BRANCH IF NOT <CRLF>
BNE 5$
TST (SP)+ ;; POP <CR><LF> EQUIV
TYPE ;; TYPE A CR AND LF
$CRLF
CLRB $CHARCNT ;; CLEAR CHARACTER COUNT
BR 2$ ;; GET NEXT CHARACTER
5$: JSR PC, $TYPEC ;; GO TYPE THIS CHARACTER
6$: CMPB $FILLC, (SP)+ ;; IS IT TIME FOR FILLER CHARS.?
BNE 2$ ;; IF NO GO GET NEXT CHAR.
MOV $NULL, -(SP) ;; GET # OF FILLER CHARS. NEEDED AND THE NULL CHAR.
7$: DECB 1(SP) ;; DOES A NULL NEED TO BE TYPED?
BLT 6$ ;; BR IF NO--GO POP THE NULL OFF OF STACK
JSR PC, $TYPEC ;; GO TYPE A NULL
DECB $CHARCNT ;; DO NOT COUNT AS A COUNT
BR 7$ ;; LOOP

```

```

9631 ;HORIZONTAL TAB PROCESSOR
9632
9633 026572 112716 000040 8$: MOVB #' (SP) ;; REPLACE TAB WITH SPACE
9634 026576 004737 026616 9$: JSR PC,$TYPEC ;; TYPE A SPACE
9635 026602 132737 000007 026662 BITB #7,$CHARCNT ;; BRANCH IF NOT AT
9636 026610 001372 BNE 9$ ;; TAB STOP
9637 026612 005726 TST (SP)+ ;; POP SPACE OFF STACK
9638 026614 000724 BR 2$ ;; GET NEXT CHARACTER
9639 026616 105777 152324 $TYPEC: TSTB @STPS ;; WAIT UNTIL PRINTER IS READY
9640 026622 100375 BPL $TYPEC
9641 026624 116677 000002 152316 MOVB 2(SP),@STPB ;; LOAD CHAR TO BE TYPED INTO DATA REG.
9642 026632 122766 000015 000002 CMPB #CR,2(SP) ;; IS CHARACTER A CARRIAGE RETURN?
9643 026640 001003 BNE 1$ ;; BRANCH IF NO
9644 026642 105037 026662 CLRB $CHARCNT ;; YES--CLEAR CHARACTER COUNT
9645 026646 000406 BR $TYPEX ;; EXIT
9646 026650 122766 000012 000002 1$: CMPB #LF,2(SP) ;; IS CHARACTER A LINE FEED?
9647 026656 001402 BEQ $TYPEX ;; BRANCH IF YES
9648 026660 105227 INCB (PC)+ ;; COUNT THE CHARACTER
9649 026662 000000 $CHARCNT: .WORD 0 ;; CHARACTER COUNT STORAGE
9650 026664 000207 $TYPEX: RTS PC
9651
9652
9653 .SBTTL APT COMMUNICATIONS ROUTINE
9654
9655 *****
9656 026666 112737 000001 027132 $ATY1: MOVB #1,$FFLG ;; TO REPORT FATAL ERROR
9657 026674 112737 000001 027130 $ATY3: MOVB #1,$MFLG ;; TO TYPE A MESSAGE
9658 026702 000403 BR $ATYC
9659 026704 112737 000001 027132 $ATY4: MOVB #1,$FFLG ;; TO ONLY REPORT FATAL ERROR
9660 026712 $ATYC:
9661 026712 010046 MOV RO,-(SP) ;; PUSH RO ON STACK
9662 026714 010146 MOV R1,-(SP) ;; PUSH R1 ON STACK
9663 026716 105737 027130 TSTB $MFLG ;; SHOULD TYPE A MESSAGE?
9664 026722 001450 BEQ 5$ ;; IF NOT: BR
9665 026724 122737 000001 001220 CMPB #APTENV,$ENV ;; OPERATING UNDER APT?
9666 026732 001031 BNE 3$ ;; IF NOT: BR
9667 026734 132737 000100 001221 BITB #APTPOOL,$ENVM ;; SHOULD SPOOL MESSAGES?
9668 026742 001425 BEQ 3$ ;; IF NOT: BR
9669 026744 017600 000004 MOV @4(SP),RO ;; GET MESSAGE ADDR.
9670 026750 062766 000002 000004 ADD #2,4(SP) ;; BUMP RETURN ADDR.
9671 026756 005737 001200 1$: TST $MSGTYPE ;; SEE IF DONE W/ LAST XMISSION?
9672 026762 001375 BNE 1$ ;; IF NOT: WAIT
9673 026764 010037 W 1214 MOV RO,$MSGAD ;; PUT ADDR IN MAILBOX
9674 026770 105720 2$: TSTB (RO)+ ;; FIND END OF MESSAGE
9675 026772 001376 BNE 2$
9676 026774 163700 001214 SUB $MSGAD,RO ;; SUB START OF MESSAGE
9677 027000 006200 ASR RO ;; GET MESSAGE LNGTH IN WORDS
9678 027002 010037 001216 MOV RO,$MSGLGT ;; PUT LENGTH IN MAILBOX
9679 027006 012737 000004 001200 MOV #4,$MSGTYPE ;; TELL APT TO TAKE MSG.
9680 027014 000413 BR 5$
9681 027016 017637 000004 027042 3$: MOV @4(SP),4$ ;; PUT MSG ADDR IN JSR LINKAGE
9682 027024 062766 000002 000004 ADD #2,4(SP) ;; BUMP RETURN ADDRESS
9683 027032 013746 177776 MOV 177776,-(SP) ;; PUSH 177776 ON STACK
9684 027036 004737 026404 JSR PC,$TYPE ;; CALL TYPE MACRO
9685 027042 000000 4$: .WORD 0
9686 027044 5$:

```



```

9687 027044 105737 027132 10$: TSTB $FFLG ;; SHOULD REPORT FATAL ERROR?
9688 027050 001416 BEQ 12$ ;; IF NOT: BR
9689 027052 005737 001220 TST $ENV ;; RUNNING UNDER APT?
9690 027056 001413 BEQ 12$ ;; IF NOT: BR
9691 027060 005737 001200 11$: TST $MSGTYPE ;; FINISHED LAST MESSAGE?
9692 027064 001375 BNE 11$ ;; IF NOT: WAIT
9693 027066 017637 000004 001202 MOV @4(SP), $FATAL ;; GET ERROR #
9694 027074 062766 000002 000004 ADD #2, 4(SP) ;; BUMP RETURN ADDR.
9695 027102 005237 001200 INC $MSGTYPE ;; TELL APT TO TAKE ERROR
9696 027106 105037 027132 12$: CLRB $FFLG ;; CLEAR FATAL FLAG
9697 027112 105037 027131 CLRB $LFLG ;; CLEAR LOG FLAG
9698 027116 105037 027130 CLRB $MFLG ;; CLEAR MESSAGE FLAG
9699 027122 012601 MOV (SP)+, R1 ;; POP STACK INTO R1
9700 027124 012600 MOV (SP)+, R0 ;; POP STACK INTO R0
9701 027126 000207 RTS PC ;; RETURN
9702 027130 000 $MFLG: .BYTE 0 ;; MESSG. FLAG
9703 027131 000 $LFLG: .BYTE 0 ;; LOG FLAG
9704 027132 000 $FFLG: .BYTE 0 ;; FATAL FLAG
9705 027134 .EVEN
9706 000200 APTSIZE=200
9707 000001 APTENV=001
9708 000100 APTSPool=100
9709 000040 APTCSUP=040

```

.SBTTL POWER DOWN AND UP ROUTINES

: POWER DOWN ROUTINE

```

9715 027134 012737 027274 000024 $PWRDN: MOV $SILLUP, @PWRVEC ;; SET FOR FAST UP
9716 027142 012737 000340 000026 MOV #340, @PWRVEC+2 ;; PRIO:7
9717 027150 010046 MOV R0, -(SP) ;; PUSH R0 ON STACK
9718 027152 010146 MOV R1, -(SP) ;; PUSH R1 ON STACK
9719 027154 010246 MOV R2, -(SP) ;; PUSH R2 ON STACK
9720 027156 010346 MOV R3, -(SP) ;; PUSH R3 ON STACK
9721 027160 010446 MOV R4, -(SP) ;; PUSH R4 ON STACK
9722 027162 010546 MOV R5, -(SP) ;; PUSH R5 ON STACK
9723 027164 017746 151746 MOV @SWR, -(SP) ;; PUSH @SWR ON STACK
9724 027170 010637 027300 MOV SP, $SAVR6 ;; SAVE SP
9725 027174 012737 027206 000024 MOV $PWRUP, @PWRVEC ;; SET UP VECTOR
9726 027202 000000 HALT
9727 027204 000776 BR .-2 ;; HANG UP

```

: POWER UP ROUTINE

```

9731 027206 012737 027274 000024 $PWRUP: MOV $SILLUP, @PWRVEC ;; SET FOR FAST DOWN
9732 027214 013706 027300 MOV $SAVR6, SP ;; GET SP
9733 027220 005037 027300 CLR $SAVR6 ;; WAIT LOOP FOR THE TTY
9734 027224 005237 027300 1$: INC $SAVR6 ;; WAIT FOR THE INC
9735 027230 001375 BNE 1$ ;; OF WORD
9736 027232 012677 151700 MOV (SP)+, @SWR ;; POP STACK INTO @SWR
9737 027236 012605 MOV (SP)+, R5 ;; POP STACK INTO R5
9738 027240 012604 MOV (SP)+, R4 ;; POP STACK INTO R4
9739 027242 012603 MOV (SP)+, R3 ;; POP STACK INTO R3
9740 027244 012602 MOV (SP)+, R2 ;; POP STACK INTO R2
9741 027246 012601 MOV (SP)+, R1 ;; POP STACK INTO R1
9742 027250 012600 MOV (SP)+, R0 ;; POP STACK INTO R0

```

```

9743 027252 012737 027134 000024      MOV      #SPWRDN,#PWRVEC      ;; SET UP THE POWER DOWN VECTOR
9744 027260 012737 000340 000026      MOV      #340,#PWRVEC+2      ;; PRIO:7
9745 027266 104400                      TYPE                      ;; REPORT THE POWER FAILURE
9746 027270 027302      SPWRMG: .WORD      $POWER      ;; POWER FAIL MESSAGE POINTER
9747 027272 000002      RTI
9748 027274 000000      $ILLUP: HALT                      ;; THE POWER UP SEQUENCE WAS STARTED
9749 027276 000776                      SR      .-2                      ;; BEFORE THE POWER DOWN WAS COMPLETE
9750 027300 000000      $SAVR6: 0                      ;; PUT THE SP HERE
9751 027302 005015 047520 042527      $POWER: .ASCIZ <15><12>"POWER"
9752 027310 000122

```

.EVEN

.SBTTL TRAP DECODER

```

;*****
;THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
;AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
;OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
;GO TO THAT ROUTINE.

```

```

9763 027312 010046                      $TRAP: MOV      RO -(SP)          ;; SAVE RO
9764 027314 016600 000002      MOV      2(SP),RO          ;; GET TRAP ADDRESS
9765 027320 005740                      TST      -(RO)             ;; BACKUP BY 2
9766 027322 111000                      MOV      (RO),RO          ;; GET RIGHT BYTE OF TRAP
9767 027324 006300                      ASL      RO                ;; POSITION FOR INDEXING
9768 027326 016000 027334      MOV      $TRPAD(RO),RO     ;; INDEX TO TABLE
9769 027332 000200                      RTS      RO                ;; GO TO ROUTINE

```

.SBTTL TRAP TABLE

```

;THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
;BY THE "TRAP" INSTRUCTION.

```

```

; ROUTINE
;-----
$TRPAD:
STYPE      ;; CALL=TYPE      TRAP+0(104400)  TTY TYPEOUT ROUTINE
STYPOC     ;; CALL=TYPOC   TRAP+1(104401)  TYPE OCTAL NUMBER (WITH LEADING ZEROS)
STYPOS     ;; CALL=TYPOS   TRAP+2(104402)  TYPE OCTAL NUMBER (NO LEADING ZEROS)
STYPON     ;; CALL=TYPON   TRAP+3(104403)  TYPE OCTAL NUMBER (AS PER LAST CALL)
STYPOD     ;; CALL=TYPOD   TRAP+4(104404)  TYPE DECIMAL NUMBER (WITH SIGN)
SCKSMR     ;; CALL=CKSMR   TRAP+5(104405)  TEST FOR CHANGE IN SOFT-SMR
SRDCHR     ;; CALL=RDCHR   TRAP+6(104406)  TTY TYPEIN CHARACTER ROUTINE
SRDLIN     ;; CALL=ROLIN   TRAP+7(104407)  TTY TYPEIN STRING ROUTINE
IOTRD     ;; CALL=IOTT    TRAP+10(104410)
9789 027356 005015 046103 041517      EM1: .ASCIZ <15><12>/CLOCKA SR FUNCTION ERROR/
9790 027364 040513 051440 020122
9791 027372 052506 041516 044524
9792 027400 047117 042440 051122
9793 027406 051117 000
9794 027411 015 041412 047514      EM2: .ASCIZ <15><12>/CLOCKA SR DATA ERROR/
9795 027416 045503 020101 051123
9796 027424 042040 052101 020101
9797 027432 051105 047522 000122
9798 027440 005015 046103 041517      EM3: .ASCIZ <15><12>/CLOCKA BR DATA ERROR/

```

9799	027446	040513	041040	020122	
9800	027454	040504	040524	042440	
9801	027462	051122	051117	000	
9802	027467	015	041412	047514	EM4: .ASCIZ <15><12>/CLOCKA CR DATA ERROR/
9803	027474	045503	020101	051103	
9804	027502	042040	052101	020101	
9805	027510	051105	047522	000122	
9806	027516	005015	046103	041517	EM5: .ASCIZ <15><12>/CLOCKB SR DATA EPROR/
9807	027524	041113	051440	020122	
9808	027532	040504	040524	042440	
9809	027540	051122	051117	000	
9810	027545	015	041412	047514	EM6: .ASCIZ <15><12>/CLOCKB BR DATA ERROR/
9811	027552	045503	020102	051102	
9812	027560	042040	052101	020101	
9813	027566	051105	047522	000122	
9814	027574	005015	046103	041517	EM7: .ASCIZ <15><12>/CLOCKB CR DATA ERROR/
9815	027602	041113	041440	020122	
9816	027610	040504	040524	042440	
9817	027616	051122	051117	000	
9818	027623	015	042012	040525	EM10: .ASCIZ <15><12>/DUAL ADDRESS ERROR/
9819	027630	020114	042101	051104	
9820	027636	051505	020123	051105	
9821	027644	047522	000122		
9822	027650	005015	046103	041517	EM11: .ASCIZ <15><12>#CLOCK A COUNT ERROR #
9823	027656	020113	020101	047503	
9824	027664	047125	020124	051105	
9825	027672	047522	020122	000	
9826	027677	015	041412	047514	EM12: .ASCIZ <15><12>#CLOCK A COUNT FUNCTION ERROR #
9827	027704	045503	040440	041440	
9828	027712	052517	052116	043040	
9829	027720	047125	052103	047511	
9830	027726	020116	051105	047522	
9831	027734	020122	000		
9832	027737	015	041412	047514	EM14: .ASCIZ <15><12>#CLOCK B COUNT FUNCTION ERROR #
9833	027744	045503	041040	041440	
9834	027752	052517	052116	043040	
9835	027760	047125	052103	047511	
9836	027766	020116	051105	047522	
9837	027774	020122	000		
9838	027777	015	041412	047514	EM15: .ASCIZ <15><12>#CLOCK B COUNT ERROR #
9839	030004	045503	041040	041440	
9840	030012	052517	052116	042440	
9841	030020	051122	051117	000040	
9842	030026	005015	046103	041517	EM16: .ASCIZ <15><12>#CLOCK A INTERRUPT ERROR #
9843	030034	020113	020101	047111	
9844	030042	042524	051122	050125	
9845	030050	020124	051105	047522	
9846	030056	020122	000		
9847	030061	015	041412	047514	EM17: .ASCIZ <15><12>#CLOCK B INTERRUPT ERROR #
9848	030066	045503	041040	044440	
9849	030074	052116	051105	052522	
9850	030102	052120	042440	051122	
9851	030110	051117	000040		
9852	030114	005015	046103	041517	EM20: .ASCIZ <15><12>#CLOCK A REPEATABILITY ERROR #
9853	030122	020113	020101	042522	
9854	030130	042520	052101	041101	

9855	030136	046111	052111	020131					
9856	030144	051105	047522	020122					
9857	030152	000							
9858	030153	015	041412	047514	EM23:	.ASCIZ	<15><12>	#CLOCK B REPEATABILITY ERROR #	
9859	030160	045503	041040	051040					
9860	030166	050105	040505	040524					
9861	030174	044502	044514	054524					
9862	030202	042440	051122	051117					
9863	030210	000040							
9864	030212	005015	046103	041517	EM26:	.ASCIZ	<15><12>	#CLOCK ADDRESSING ERROR#	
9865	030220	020113	042101	051104					
9866	030226	051505	044523	043516					
9867	030234	042440	051122	051117					
9868	030242	000							
9869									
9870	030243	015	042412	051122	DH1:	.ASCIZ	<15><12>	#ERRPC	ASR WAS S/B#
9871	030250	041520	020040	040440					
9872	030256	051123	020040	020040					
9873	030264	053440	051501	020040					
9874	030272	020040	051440	041057					
9875	030300	000							
9876	030301	015	042412	051122	DH3:	.ASCIZ	<15><12>	#ERRPC	ABR WAS S/B#
9877	030306	041520	020040	040440					
9878	030314	051102	020040	020040					
9879	030322	053440	051501	020040					
9880	030330	020040	051440	041057					
9881	030336	000							
9882	030337	015	042412	051122	DH4:	.ASCIZ	<15><12>	#ERRPC	ACR WAS S/B#
9883	030344	041520	020040	040440					
9884	030352	051103	020040	020040					
9885	030360	053440	051501	020040					
9886	030366	020040	051440	041057					
9887	030374	000							
9888	030375	015	042412	051122	DH5:	.ASCIZ	<15><12>	#ERRPC	BSR WAS S/B#
9889	030402	041520	020040	041040					
9890	030410	051123	020040	020040					
9891	030416	053440	051501	020040					
9892	030424	020040	051440	041057					
9893	030432	000							
9894	030433	015	042412	051122	DH6:	.ASCIZ	<15><12>	#ERRPC	BBR WAS S/B#
9895	030440	041520	020040	041040					
9896	030446	051102	020040	020040					
9897	030454	053440	051501	020040					
9898	030462	020040	051440	041057					
9899	030470	000							
9900	030471	015	042412	051122	DH7:	.ASCIZ	<15><12>	#ERRPC	BCR WAS S/B#
9901	030476	041520	020040	041040					
9902	030504	051103	020040	020040					
9903	030512	053440	051501	020040					
9904	030520	020040	051440	041057					
9905	030526	000							
9906	030527	015	042412	051122	DH10:	.ASCII	<15><12>	/ERROR	GOOD BAD GOOD DATA READ FROM/
9907	030534	051117	020040	043440					
9908	030542	047517	020104	020040					
9909	030550	041040	042101	020040					
9910	030556	020040	043440	047517					

ADDR	PC	DATA	DUAL ADDRESS
9911	030564	020104	020040 042040
9912	030572	052101	020101 042522
9913	030600	042101	043040 047522
9914	030606	115	
9915	030607	015	020012 050040 .ASCIZ <15><12>/ PC ADDR ADDR DATA DUAL ADDRESS/
9916	030614	020103	020040 040440
9917	030622	042104	020122 020040
9918	030630	040440	042104 020122
9919	030636	020040	042040 052101
9920	030644	020101	020040 042040
9921	030652	040525	020114 042101
9922	030660	051104	051505 000123
9923	030666	005015	051105 050122 DH12: .ASCIZ <15><12>#ERRPC ASR #
9924	030674	020103	020040 051501
9925	030702	020122	000
9926	030705	015	042412 051122 DH14: .ASCIZ <15><12>#ERRPC BSR#
9927	030712	041520	020040 041040
9928	030720	051123	000
9929	030723	015	042412 051122 DH20: .ASCIZ <15><12>#ERRPC ASR 2NDCNT 1STCNT #
9930	030730	041520	020040 040440
9931	030736	051123	020040 020040
9932	030744	031040	042116 047103
9933	030752	020124	030440 052123
9934	030760	047103	020124 000
9935	030765	015	042412 051122 DH23: .ASCIZ <15><12>#ERRPC BSR 2NDCNT 1STCNT #
9936	030772	041520	020040 041040
9937	031000	051123	020040 020040
9938	031006	031040	042116 047103
9939	031014	020124	030440 052123
9940	031022	047103	020124 000
9941	031027	015	042412 051122 DH26: .ASCIZ <15><12>#ERRPC CLOCK ADDR.#
9942	031034	041520	020040 041440
9943	031042	047514	045503 040440
9944	031050	042104	027122 000
9945			
9946		031056	.EVEN
9947			
9948	031056	001116	001324 001126 DT1: .WORD SERRPC, ASR, SBDDAT, SGDDAT, 0
9949	031064	001124	000000
9950	031070	001116	001326 001126 DT3: .WORD SERRPC, ABR, SBDDAT, SGDDAT, 0
9951	031076	001124	000000
9952	031102	001116	001330 001126 DT4: .WORD SERRPC, ACR, SBDDAT, SGDDAT, 0
9953	031110	001124	000000
9954	031114	001116	001332 001126 DT5: .WORD SERRPC, BSR, SBDDAT, SGDDAT, 0
9955	031122	001124	000000
9956	031126	001116	001334 001126 DT6: .WORD SERRPC, BBR, SBDDAT, SGDDAT, 0
9957	031134	001124	000000
9958	031140	001116	001336 001126 DT7: .WORD SERRPC, BCR, SBDDAT, SGDDAT, 0
9959	031146	001124	000000
9960	031152	001116	001120 001122 DT10: .WORD SERRPC, SGADR, SBADR, SGDDAT, SBDDAT, 0
9961	031160	001124	001126 000000
9962	031166	001116	001324 000000 DT12: .WORD SERRPC, ASR, 0
9963	031174	001116	001332 000000 DT14: .WORD SERRPC, BSR, 0
9964	031202	001116	001330 001124 DT21: .WORD SERRPC, ACR, SGDDAT, STMPO, 0
9965	031210	001162	000000
9966	031214	001116	001330 001126 DT22: .WORD SERRPC, ACR, SBDDAT, STMPO, 0

9967	031222	001162	000000						
9968	031226	001116	001336	001124	DT24:	.WORD	\$ERRPC,BCR,\$GDDAT,\$TMPO,0		
9969	031234	001162	000000						
9970	031240	001116	001336	001126	DT25:	.WORD	\$ERRPC,BCR,\$BDDAT,\$TMPO,0		
9971	031246	001162	000000						
9972	031252	001116	001162	000000	DT26:	.WORD	\$ERRPC,\$TMPO,0		
9973									
9974	031260	000000	000000		DFD:	.WORD	0,0		
9975									
9976									
9977									
9978									
9979		000001						.END	

TRTVEC=	000014	865#
TST1	002336	1362#
TST10	003012	1690#
TST100	011216	4201#
TST101	011254	4239#
TST102	011324	4282#
TST103	011374	4324#
TST104	011432	4360#
TST105	011470	4395#
TST106	011526	4431#
TST107	011564	4466#
TST11	003044	1730#
TST110	011610	4498#
TST111	011644	4534#
TST112	011720	4583#
TST113	012040	4648#
TST114	012116	4697#
TST115	012174	4754#
TST116	012250	4793#
TST117	012324	4832#
TST12	003106	1761#
TST120	012400	4871#
TST121	012454	4910#
TST122	012530	4949#
TST123	012604	4989#
TST124	012656	5033#
TST125	012716	5075#
TST126	012760	5112#
TST127	013020	5159#
TST13	003144	1793#
TST130	013060	5201#
TST131	013146	5249#
TST132	013234	5286#
TST133	013276	5321#
TST134	013336	5352#
TST135	013376	5387#
TST136	013432	5431#
TST137	013550	5503#
TST14	003202	1826#
TST140	013634	5553#
TST141	013674	5601#
TST142	014026	5667#
TST143	014112	5716#
TST144	014160	5743#
TST145	014226	5784#
TST146	014304	5826#
TST147	014362	5868#
TST15	003300	1871#
TST150	014440	5910#
TST151	014516	5952#
TST152	014574	5994#
TST153	014652	6037#
TST154	014734	6129#
TST155	015150	6227#
TST156	015320	6295#
TST157	015422	6349#

TST16	003376	1916#
TST160	015502	6391#
TST161	015574	6431#
TST162	015702	6523#
TST163	016116	6620#
TST164	016272	6690#
TST165	016370	6743#
TST166	016532	6855#
TST167	016602	6906#
TST17	003474	1961#
TST170	016754	6984#
TST171	017126	7062#
TST172	017300	7140#
TST173	017452	7220#
TST174	017654	7325#
TST175	020056	7430#
TST176	020260	7535#
TST177	020462	7640#
TST2	002432	1412#
TST20	003572	2006#
TST200	020664	7749#
TST201	021042	7831#
TST202	021220	7913#
TST203	021376	7995#
TST204	021554	8078#
TST205	021766	8181#
TST206	022200	8284#
TST207	022412	8387#
TST21	003670	2051#
TST210	022624	8490#
TST22	003766	2096#
TST23	004064	2141#
TST24	004162	2186#
TST25	004260	2231#
TST26	004356	2276#
TST27	004454	2321#
TST3	002504	1458#
TST30	004552	2366#
TST31	004650	2411#
TST32	004746	2456#
TST33	005044	2501#
TST34	005142	2546#
TST35	005240	2591#
TST36	005336	2636#
TST37	005434	2681#
TST4	002556	1504#
TST40	005532	2726#
TST41	005630	2771#
TST42	005726	2816#
TST43	006024	2861#
TST44	006122	2906#
TST45	006220	2951#
TST46	006316	2996#
TST47	006414	3041#
TST5	002630	1550#
TST50	006512	3088#

.SWRLO	743#	
.TRMTR	719#	
.SACT1	719#	887
.SAPT8	719#	970#
.SAPTH	719#	899
.SAPTY	719#	9652
.SCATC	719#	743
.SCMTA	719#	923
.SEOP	719#	8640
.SERRO	719#	9227
.SERRT	719#	9276
.SPOWE	719#	9710
.SKDOC	719#	
.SREAD	719#	9456
.SSCOP	719#	9392
.STRAP	719#	9754
.STYPD	719#	9324
.STYPE	719#	9572
.STYPO	719#	9149

ADD	1318	1320	1322	1324	1326	1330	1332	1334	1379	1425	1471	1517	1563	1609	6186
	6197	6275	6318	6375	6416	6471	6580	6591	6669	6713	6799	8588	8613	8617	9117
	9178	9188	9299	9357	9485	9493	9500	9502	9609	9670	9682	9694			
ASL	9296	9297	9298	9509	9510	9511	9767								
ASLB	9362														
ASR	6245	6246	6247	6301	6302	6303	6638	6639	6640	6696	6697	6698	9677		
BCC	9363														
BEQ	1296	1696	1833	1848	1878	1893	1923	1938	1968	1983	2013	2028	2058	2073	2103
	2118	2148	2163	2193	2208	2238	2253	2283	2298	2328	2343	2373	2388	2418	2433
	2463	2478	2508	2523	2553	2568	2598	2613	2643	2658	2688	2703	2733	2748	2778
	2793	2823	2838	2868	2883	2913	2928	2958	2973	3003	3018	3048	3063	3095	3110
	3141	3156	3187	3202	3233	3248	3279	3294	3325	3340	3371	3386	3417	3432	3463
	3478	3508	3523	3553	3568	3598	3613	3643	3658	3688	3703	3733	3748	3778	3793
	3823	3838	3889	3943	3994	4048	4087	4129	4172	4211	4254	4297	4334	4370	4405
	4441	4545	4607	4622	4625	4709	4724	5004	5049	5122	5214	5262	5297	5395	5454
	5475	5629	5644	5647	5692	5728	5757	6868	6932	6952	7010	7030	7088	7108	7166
	7186	7776	7798	7858	7880	7940	7962	8022	8044	8620	8665	8813	8969	9052	9125
	9127	9205	9244	9247	9269	9272	9301	9306	9319	9423	9425	9427	9431	9440	9491
	9498	9508	9599	9612	9647	9664	9668	9688	9690						
BGE	9443														
BGT	8659	9212	9371	9532											
BHI	9429														
BIC	1845	1890	1935	1980	2025	2070	2115	2160	2205	2250	2295	2340	2385	2430	2475
	2520	2565	2610	2655	2700	2745	2790	2835	2880	2925	2970	3015	3060	3107	3153
	3199	3245	3291	3337	3383	3429	3475	3520	3565	3610	3655	3700	3745	3790	3835
	6248	6304	6641	6699	8092	8104	8195	8207	8298	8310	8401	8413	8504	8516	8656
	9202	9469	9506	9528	9533										
BIS	1829	1874	1919	1964	2009	2054	2099	2144	2189	2234	2279	2324	2369	2414	2459
	2504	2549	2594	2639	2684	2729	2774	2819	2864	2909	2954	2999	3044	3091	3137
	3183	3229	3275	3321	3367	3413	3459	3504	3549	3594	3639	3684	3729	3774	3819
	4469	4501	4540	4598	4653	4702	5080	5117	5164	5209	5257	5326	5357	5391	5438
	5558	5559	5620	5675	6048	6165	6166	6254	6255	6309	6310	6354	6355	6397	6398
	6438	6558	6559	6647	6648	6704	6705	6750	6859	6913	6917	6946	6991	6995	7024
	7069	7073	7102	7147	7151	7180	7756	7760	7792	7838	7842	7874	7920	7924	7956
	8002	8006	8038	8721	8804	8885	9207	9208	9365	9366	9513				
BISB	9288														
BIT	4502	4624	4655	4669	4708	4766	4805	4844	4883	4922	4961	5002	5083	5168	5646
	8727	8744	8826	8909	8968	8992	9051	9075	9246	9253	9268	9408	9422	9430	9437
BITB	1295	9598	9603	9635	9667										
BLE	7260	7278	7294	7365	7383	7399	7470	7488	7504	7575	7593	7609	7680	7698	7714
	8117	8135	8151	8220	8238	8254	8323	8341	8357	8426	8444	8460	8529	8547	8563
BLOS	9545														
BLT	9213	9354	9370	9530	9626										
BMI	4472	5678	5802	5844	5886	5928	5970	6012	8586	8757	8839	8896	8922	8978	9005
	9061	9088	9361												
BNE	1261	1284	1300	1316	1662	1736	1767	1799	4503	4656	4671	4762	4764	4769	4801
	4803	4808	4840	4842	4847	4879	4881	4886	4918	4920	4925	4957	4959	4964	4998
	5000	5084	5169	5328	5359	5516	5561	5753	5794	5797	5836	5839	5878	5881	5920
	5923	5962	5965	6004	6007	6054	6134	6136	6231	6233	6528	6530	6624	6626	6919
	6925	6948	6997	7003	7026	7075	7081	7104	7153	7159	7182	7232	7244	7337	7349
	7442	7454	7547	7559	7652	7664	7762	7769	7794	7844	7851	7876	7926	7933	7958
	8008	8015	8040	8090	8102	8193	8205	8296	8308	8399	8411	8502	8514	8729	8745
	8748	8827	8830	8910	8913	8993	8996	9076	9079	9203	9254	9259	9289	9311	9359
	9409	9438	9465	9471	9483	9489	9496	9549	9555	9597	9604	9606	9614	9622	9634
	9643	9666	9672	9675	9692	9735									
BPL	5512	5518	7253	7358	7463	7568	7673	8111	8214	8317	8420	8523	9201	9266	9345

BR	9375	9467	9526	9591	9640	1561	1607	1644	1885	1934	1979	2024	2069	2114	2159
	1303	1377	1423	1469	1515	1561	1607	1644	1885	1934	1979	2024	2069	2114	2159
	2204	2249	2294	2339	2384	2429	2474	2519	2564	2609	2654	2699	2744	2789	2834
	2879	2924	2969	3014	3059	3106	3152	3198	3244	3290	3336	3382	3428	3474	3519
	3564	3609	3654	3699	3744	3789	3834	4620	4627	4667	4720	5464	5641	5649	5689
	6142	6181	6194	6237	6271	6313	6369	6411	6466	6536	6575	6598	6630	6664	6708
	6775	6796	6943	7021	7099	7177	7271	7290	7376	7395	7481	7500	7586	7605	7691
	7710	7788	7870	7952	8034	8128	8147	8231	8250	8334	8353	8437	8456	8540	8559
	8596	8602	8607	8623	8629	8752	8759	8762	8834	8841	8844	8917	8924	8927	9000
	9007	9010	9083	9090	9093	9105	9113	9135	9179	9194	9215	9264	9294	9321	9356
	9373	9411	9417	9420	9433	9436	9486	9494	9514	9551	9593	9619	9629	9638	9645
	9658	9680	9727	9749											
CLR	1259	1272	1273	1294	1311	1314	1368	1369	1414	1415	1460	1461	1506	1507	1552
	1553	1598	1599	1693	1694	1748	1828	1846	1873	1891	1918	1936	1963	1981	2008
	2026	2053	2071	2098	2116	2143	2161	2188	2206	2233	2251	2278	2296	2323	2341
	2368	2386	2413	2431	2458	2476	2503	2521	2548	2566	2593	2611	2638	2656	2683
	2701	2728	2746	2773	2791	2818	2836	2863	2881	2908	2926	2953	2971	2998	3016
	3043	3061	3090	3108	3136	3154	3182	3200	3228	3246	3274	3292	3320	3338	3366
	3384	3412	3430	3458	3476	3503	3521	3548	3566	3593	3611	3638	3656	3683	3701
	3728	3746	3773	3791	3818	3836	3876	3925	3981	4030	4080	4081	4085	4117	4160
	4204	4205	4209	4242	4285	4327	4363	4398	4434	4468	4517	4536	4537	4590	4650
	4699	4757	4758	4760	4796	4797		4835	4836	4838	4874	4875	4877	4913	4914
	4916	4952	4953	4955	4992	4993		5036	5037	5077	5114	5162	5204	5208	5252
	5256	5289	5292	5323	5354	5433		5489	5506	5508	5510	5529	5556	5609	5669
	5670	5719	5720	5725	5746	5747		5751	5787	5788	5789	5792	5829	5830	5831
	5834	5871	5872	5873	5876	5913		5915	5918	5955	5956	5957	5960	5997	5998
	5999	6002	6039	6040	6041	6154		6160	6189	6334	6351	6352	6358	6393	6394
	6432	6417	6433	6434	6442	6473		6548	6549	6553	6672	6745	6746	6751	6781
	6790	6858	6909	6910	6911	6987		6988	6989	7065	7066	7067	7143	7144	7223
	7224	7225	7234	7237	7246	7328		7329	7330	7339	7342	7351	7433	7434	7444
	7447	7456	7538	7539	7540	7549		7552	7561	7643	7644	7645	7654	7657	7752
	7753	7754	7834	7835	7836	7916		7917	7918	7998	7999	8000	8081	8082	8095
	8163	8184	8185	8186	8198	8266		8287	8288	8289	8301	8369	8390	8391	8404
	8472	8493	8494	8495	8507	8575		8653	8654	8711	8717	8718	8793	8799	8876
	8882	8883	8955	8961	8962	9038		9044	9045	9192	9287	9348	9351	9435	9478
	9479	9733													
CLRB	3885	3941	3990	4046	9377	9434	9556	9618	9644	9696	9697	9698			
CMP	1260	1283	1832	1877	1922	1967	2012	2057	2102	2147	2192	2237			
	2417	2462	2507	2552	2597	2642	2687	2732	2777	2822	2867	2912	2282	2327	2372
	3094	3140	3186	3232	3278	3324	3370	3416	3462	3507	3552	3597	2957	3002	3047
	3777	3822	4127	4170	4252	4295	4544	4606	4722	5213	5261	3597	3642	3687	3732
	6931	6951	7009	7029	7087	7107	7165	7185	7257	7275	7292	5453	5472	5690	6867
	7485	7502	7572	7590	7607	7677	7695	7712	7775	7797	7857	7362	5472	5690	6867
	8043	8115	8132	8149	8218	8235	8252	8321	8338	8355	8424	7879	7380	7397	7467
	8561	8619	9124	9126	9369	9418	9442	9464	9470	9482	9488	7857	7939	7961	8021
CMPB	5628	9258	9424	9428	9548	9554	9596	9611	9613	9621	9642	8441	8458	8527	8544
DEC	3937	4042	6947	7025	7103	7181	7231	7243	7336	7348	7441	9495	9529	9531	9544
	7663	8089	8101	8192	8204	8295	8307	8398	8410	8501	8513	9646	9665	9531	9544
DECB	9200	9211	9625	9628								9646	9665	9531	9544
EMT	768											7453	7546	7558	7651
HFLT	750	9134	9267	9592	9726	9748						8657	9295		
I4C	1315	3927	4032	4601	4761	4800	4839	4878	4917	4956	4994	4997	5040	5618	5623
	5674	5749	5793	5835	5877	5919	5961	6003	6046	6924	7002	7080	7158	7229	7241
	7334	7346	7439	7451	7544	7556	7649	7661	7757	7768	7793	7839	7850	7875	7921
	7932	7957	8003	8014	8039	8087	8099	8190	8202	8293	8305	8396	8408	8499	8511
	8605	8655	8747	8756	8829	8838	8912	8921	8995	9004	9078	9087	9206	9214	9249

NEG	9633	9641	9656	9657	9659	9766									
NOP	7254	7359	7464	7569	7674	8112	8215	8318	8421	8524	9187	9346			
RESET	1362	6168	6169	6193	6257	6258	6311	6362	6363	6406	6407	6446	6447	6561	6562
ROL	6587	6649	6650	6706	6755	6758	6759	6794	6795	8652	8668	8669	8670		
RTI	4330	4366	4401	4437	5294	5723	6312	6707	8666						
RTS	9193	9195	9196	9197	9199										
SUB	1290	1341	6162	6191	6252	6307	6360	6404	6444	6555	6585	6645	6702	6753	6792
SWAB	9128	9221	9275	9386	9454	9504	9534	9562	9610	9747					
TRAP	9314	9650	9701	9769											
TST	4626	5648	6249	6642	7250	7355	7460	7565	7670	8108	8211	8314	8417	8520	9103
TSTB	9120	9251	9353	9676											
.ASCII	6244	6300	6637	6695											
.ASCIZ	9771	9781	9782	9783	9784	9785	9786	9787	9788						
.BLKB	1286	1299	1374	1420	1466	1512	1558	1604	4471	4621	4763	4802	4841	4880	4919
.BLKW	4958	4999	5035	5047	5121	5161	5203	5251	5327	5358	5394	5515	5560	5756	5796
.BYTE	5838	5880	5922	5964	6006	6053	6133	6135	6230	6232	6527	6529	6623	6625	6918
.ENABL	6996	7074	7152	7761	7843	7925	8007	8592	8811	8895	8977	9060	9204	9265	9271
.END	9318	9358	9368	9415	9439	9490	9497	9507	9607	9615	9637	9671	9689	9691	9765
.ENDC	3887	3942	3992	4047	5517	5643	5677	5799	5841	5883	5925	5967	6009	8585	9360
	9374	9426	9466	9525	9590	9639	9663	9674	9687						
	966	967	9906												
	965	968	1305	6144	6239	6538	6632	8598	8604	8609	8625	8631	8675	8754	8761
	8836	8843	8919	8926	9002	9009	9085	9092	9107	9115	9322	9566	9567	9568	9570
	9751	9789	9794	9798	9802	9806	9810	9814	9818	9822	9826	9832	9838	9842	9847
	9852	9858	9864	9870	9876	9882	9888	9894	9900	9915	9923	9926	9929	9935	9941
	9565														
	9391														
	933	934	939	940	955	956	957	958	985	986	996	997	1004	1005	1007
	1008	1010	1011	1013	1014	1015	1016	8674	9222	9223	9224	9225	9262	9263	9563
	9564	9702	9703	9704											
	719														
	9979														
	725	739	741	742	743	753	768	860	874	891	895	897	903	905	912
	927	931	933	959	962	963	964	965	966	970	974	996	1004	1007	1010
	1013	1014	1015	1016	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029
	1030	1031	1032	1033	1034	1035	1036	1037	1038	1042	1061	1255	1262	1263	1266
	1268	1270	1272	1273	1275	1277	1299	1305	1351	1352	1361	1362	1363	1364	1365
	1367	1383	1386	1394	1397	1401	1402	1411	1412	1413	1429	1432	1440	1443	1447
	1448	1457	1458	1459	1475	1478	1486	1489	1493	1494	1503	1504	1505	1521	1524
	1532	1535	1539	1540	1549	1550	1551	1567	1570	1578	1581	1585	1586	1595	1596
	1597	1613	1616	1624	1627	1632	1633	1655	1656	1657	1658	1666	1669	1672	1675
	1678	1679	1689	1690	1691	1692	1699	1702	1705	1708	1712	1713	1729	1730	1731
	1732	1738	1741	1745	1748	1752	1753	1760	1761	1762	1763	1770	1773	1777	1780
	1785	1786	1792	1793	1794	1795	1802	1805	1809	1812	1817	1818	1825	1826	1827
	1828	1835	1838	1841	1844	1850	1853	1856	1859	1862	1863	1870	1871	1872	1873
	1880	1883	1886	1889	1895	1898	1901	1904	1907	1908	1915	1916	1917	1918	1925
	1928	1931	1934	1940	1943	1946	1949	1952	1953	1960	1961	1962	1963	1970	1973
	1976	1979	1985	1988	1991	1994	1997	1998	2005	2006	2007	2008	2015	2018	2021
	2024	2030	2033	2036	2039	2042	2043	2050	2051	2052	2053	2060	2063	2066	2069
	2075	2078	2081	2084	2087	2088	2095	2096	2097	2098	2105	2108	2111	2114	2120
	2123	2126	2129	2132	2133	2140	2141	2142	2143	2150	2153	2156	2159	2165	2168
	2171	2174	2177	2178	2185	2186	2187	2188	2195	2198	2201	2204	2210	2213	2216
	2219	2222	2223	2230	2231	2232	2233	2240	2243	2246	2249	2255	2258	2261	2264
	2267	2268	2275	2276	2277	2278	2285	2288	2291	2294	2300	2303	2306	2309	2312
	2313	2320	2321	2322	2323	2330	2333	2336	2339	2345	2348	2351	2354	2357	2358
	2365	2366	2367	2368	2375	2378	2381	2384	2390	2393	2396	2399	2402	2403	2410

	5582	5586	5587	5600	5601	5602	5603	5631	5634	5638	5641	5655	5656	5666	5667
	5668	5680	5683	5686	5689	5694	5697	5700	5703	5707	5708	5715	5716	5717	5718
	5730	5733	5736	5739	5741	5742	5743	5744	5745	5759	5762	5766	5769	5775	5776
	5783	5784	5785	5786	5804	5807	5810	5813	5817	5818	5825	5826	5827	5828	5846
	5849	5852	5855	5859	5860	5867	5868	5869	5870	5888	5891	5894	5897	5901	5902
	5909	5910	5911	5912	5930	5933	5936	5939	5943	5944	5951	5952	5953	5954	5972
	5975	5978	5981	5985	5986	5993	5994	5995	5996	6014	6017	6020	6023	6027	6028
	6036	6037	6038	6056	6059	6070	6073	6085	6086	6128	6129	6130	6144	6171	6174
	6178	6181	6199	6202	6206	6209	6213	6214	6226	6227	6228	6239	6260	6263	6268
	6271	6281	6282	6294	6295	6296	6297	6321	6324	6330	6333	6338	6339	6348	6349
	6350	6382	6383	6390	6391	6392	6422	6423	6430	6431	6432	6449	6452	6463	6466
	6479	6480	6522	6523	6524	6538	6565	6568	6572	6575	6593	6596	6600	6603	6607
	6608	6619	6620	6621	6632	6653	6656	6661	6664	6676	6677	6689	6690	6691	6692
	6716	6719	6725	6728	6732	6733	6742	6743	6744	6761	6764	6772	6775	6801	6804
	6822	6825	6837	6838	6854	6855	6856	6871	6874	6881	6884	6891	6892	6905	6906
	6907	6908	6934	6937	6940	6943	6955	6958	6962	6965	6969	6970	6983	6984	6985
	6986	7012	7015	7018	7021	7033	7036	7040	7043	7047	7048	7061	7062	7063	7064
	7090	7093	7096	7099	7111	7114	7118	7121	7125	7126	7139	7140	7141	7142	7168
	7171	7174	7177	7189	7192	7196	7199	7208	7209	7219	7220	7221	7222	7262	7265
	7268	7271	7280	7283	7287	7290	7296	7299	7303	7306	7313	7314	7324	7325	7326
	7327	7367	7370	7373	7376	7385	7388	7392	7395	7401	7404	7408	7411	7418	7419
	7429	7430	7431	7432	7472	7475	7478	7481	7490	7493	7497	7500	7506	7509	7513
	7516	7523	7524	7534	7535	7536	7537	7577	7580	7583	7586	7595	7598	7602	7605
	7611	7614	7618	7621	7628	7629	7639	7640	7641	7642	7682	7685	7688	7691	7700
	7703	7707	7710	7716	7719	7723	7726	7733	7734	7748	7749	7750	7751	7778	7781
	7785	7788	7801	7804	7808	7811	7815	7816	7830	7831	7832	7833	7860	7863	7867
	7870	7883	7886	7890	7893	7897	7898	7912	7913	7914	7915	7942	7945	7949	7952
	7965	7968	7972	7975	7979	7980	7994	7995	7996	7997	8024	8027	8031	8034	8047
	8050	8054	8057	8066	8067	8077	8078	8079	8080	8119	8122	8125	8128	8137	8140
	8144	8147	8153	8156	8160	8163	8169	8170	8180	8181	8182	8183	8222	8225	8228
	8231	8240	8243	8247	8250	8256	8259	8263	8266	8272	8273	8283	8284	8285	8286
	8325	8328	8331	8334	8343	8346	8350	8353	8359	8362	8366	8369	8375	8376	8386
	8387	8388	8389	8428	8431	8434	8437	8446	8449	8453	8456	8462	8465	8469	8472
	8478	8479	8489	8490	8491	8492	8531	8534	8537	8540	8549	8552	8556	8559	8565
	8568	8572	8575	8598	8604	8609	8625	8631	8644	8645	8646	8648	8650	8653	8659
	8662	8663	8664	8666	8672	8674	8677	8732	8735	8739	8742	8754	8761	8815	8818
	8821	8824	8836	8843	8898	8901	8904	8907	8919	8926	8980	8983	8987	8990	9002
	9009	9063	9066	9070	9073	9085	9092	9099	9107	9115	9131	9134	9140	9143	9153
	9231	9234	9243	9250	9255	9256	9257	9265	9275	9276	9280	9295	9324	9328	9396
	9399	9404	9408	9410	9421	9424	9425	9426	9428	9430	9437	9441	9446	9448	9452
	9455	9456	9460	9516	9535	9536	9543	9545	9549	9550	9566	9576	9605	9656	9657
	9660	9687	9702	9714	9723	9724	9730	9736	9737	9747	9754	9758	9764	9767	9780
	9781	9782	9783	9784	9785	9786	9787	9788							
.EQUIV	768	769	777	792	793	822	823	824	825	826	827	828	829	830	831
.EVEN	850	851	852	853	854	855	856	857	858	859					
.IDENT	974	1017	1305	6144	6239	6538	6632	8598	8604	8609	8625	8631	8754	8761	8836
.IF	8843	8919	8926	9002	9009	9085	9092	9107	9115	9323	9705	9753	9946		
	719														
	721	739	740	741	742	743	753	766	832	860	890	893	895	902	904
	911	926	930	932	959	962	963	964	965	969	970	973	996	1004	1007
	1010	1013	1014	1015	1016	1019	1020	1021	1022	1023	1024	1025	1026	1027	1028
	1029	1030	1031	1032	1033	1034	1035	1036	1037	1038	1042	1255	1257	1262	1264
	1266	1268	1270	1272	1273	1275	1293	1304	1349	1350	1352	1361	1363	1364	1365
	1383	1386	1394	1397	1400	1402	1411	1413	1429	1432	1440	1443	1446	1448	1457
	1459	1475	1478	1486	1489	1492	1494	1503	1505	1521	1524	1532	1535	1538	1540
	1549	1551	1567	1570	1578	1581	1584	1586	1595	1597	1613	1616	1624	1627	1631

	7268	7271	7280	7283	7287	7290	7296	7299	7303	7306	7309	7312	7326	7367	7370
	7373	7376	7385	7388	7392	7395	7401	7404	7408	7411	7414	7417	7431	7472	7475
	7478	7481	7490	7493	7497	7500	7506	7509	7513	7516	7519	7522	7536	7577	7580
	7583	7586	7595	7598	7602	7605	7611	7614	7618	7621	7624	7627	7641	7682	7685
	7688	7691	7700	7703	7707	7710	7716	7719	7723	7726	7730	7732	7750	7778	7781
	7785	7788	7801	7804	7808	7811	7812	7814	7832	7860	7863	7867	7870	7883	7886
	7890	7893	7894	7896	7914	7942	7945	7949	7952	7965	7968	7972	7975	7976	7978
	7996	8024	8027	8031	8034	8047	8050	8054	8057	8062	8065	8079	8119	8122	8125
	8128	8137	8140	8144	8147	8153	8156	8160	8163	8165	8168	8182	8222	8225	8228
	8231	8240	8243	8247	8250	8256	8259	8263	8266	8268	8271	8285	8325	8328	8331
	8334	8343	8346	8350	8353	8359	8362	8366	8369	8371	8374	8388	8428	8431	8434
	8437	8446	8449	8453	8456	8462	8465	8469	8472	8474	8477	8491	8531	8534	8537
	8540	8549	8552	8556	8559	8565	8568	8572	8575	8598	8604	8609	8625	8631	8653
	8666	8732	8735	8739	8742	8754	8761	8815	8818	8821	8824	8836	8843	8898	8901
	8904	8907	8919	8926	8980	8983	8987	8990	9002	9009	9063	9066	9070	9073	9085
	9092	9100	9107	9115	9131	9134	9140	9143	9275	9403	9535	9771	9780	9781	9782
	9783	9784	9785	9786	9787	9788	9789								
.PAGE	923	969	1255	1347	1399	1445	1491	1537	1583	1629	1676	1815	1860	1905	1950
	1995	2040	2085	2130	2175	2220	2265	2310	2355	2400	2445	2490	2535	2580	2625
	2670	2715	2760	2805	2850	2895	2940	2985	3030	3077	3123	3169	3215	3261	3307
	3353	3399	3445	3490	3535	3580	3625	3670	3715	3760	3805	4742	4781	4820	4859
	4898	4937	5530	5740	5772	5814	5856	5898	5940	5982	6834	6888	6966	7044	7122
.RADIX	7205	7310	7415	7520	7625	7730	7812	7894	7976	8063	8166	8269	8372	8475	
	1815	1828	1860	1873	1905	1918	1950	1963	1995	2008	2040	2053	2085	2098	2130
	2143	2175	2188	2220	2233	2265	2278	2310	2323	2355	2368	2400	2413	2445	2458
	2490	2503	2535	2548	2580	2593	2625	2638	2670	2683	2715	2728	2760	2773	2805
	2818	2850	2863	2895	2908	2940	2953	2985	2998	3030	3043	3075	3077	3090	3123
	3136	3169	3182	3215	3228	3261	3274	3307	3320	3353	3366	3399	3412	3445	3458
	3490	3503	3535	3548	3580	3593	3625	3638	3670	3683	3715	3728	3760	3773	3805
	3818	3850													
.REM															
.REPT	1														
.SBTTL	750	961	962	2355	3490										
	732	744	764	888	900	924	971	1062	1254	1344	1345	1346	1350	1400	1446
	1492	1538	1584	1631	1677	1711	1751	1784	1816	1861	1906	1951	1996	2041	2086
	2131	2176	2221	2266	2311	2356	2401	2446	2491	2536	2581	2626	2671	2716	2761
	2806	2851	2896	2941	2986	3031	3078	3124	3170	3216	3262	3308	3354	3400	3446
	3491	3536	3581	3626	3671	3716	3761	3806	3850	3851	3852	3856	3905	3961	4011
	4065	4102	4145	4189	4227	4270	4314	4349	4385	4420	4457	4488	4520	4564	4631
	4632	4633	4636	4685	4744	4783	4822	4861	4900	4939	4978	5021	5064	5098	5145
	5182	5230	5279	5311	5342	5374	5409	5491	5530	5531	5532	5535	5585	5654	5706
	5740	5774	5816	5858	5900	5942	5984	6026	6074	6075	6076	6084	6212	6280	6337
	6381	6421	6478	6606	6675	6731	6830	6831	6832	6836	6890	6968	7046	7124	7207
	7312	7417	7522	7627	7732	7814	7896	7978	8065	8168	8271	8374	8477	8638	8641
	8678	8679	8680	8684	8765	8847	8930	9013	9145	9146	9147	9150	9228	9277	9325
	9393	9457	9573	9653	9711	9755	9772								
.TITLE	720														
.WORD	750	751	752	896	916	917	918	919	920	921	932	935	936	937	938
	941	942	943	944	945	946	947	948	949	950	959	961	962	976	977
	978	979	980	981	982	983	987	988	989	1002	1006	1009	1012	1018	1019
	1020	1021	1022	1023	1024	1025	1026	1027	1028	1029	1030	1031	1032	1033	1034
	1035	1036	1037	8658	8661	8673	9143	9144	9226	9303	9308	9602	9649	9685	9746
	9948	9950	9952	9954	9956	9958	9960	9962	9963	9964	9966	9968	9970	9972	9974

MAINDEC-11-DZKWK-A MACY11 27(732) 26-OCT-76 10:49 PAGE 249
DZKWK.CMB CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

*.DZKWK.A.SEG/SOL/CRF/PAGNUM/NL:TOC=DZKWK.CMB
RUN-TIME: 129 122 19 SECONDS
RUN-TIME RATIO: 489/271=1.8
CORE USED: 35K (69 PAGES)